MC68HC908JK8CP Freescale Semiconductor, MC68HC908JK8CP Datasheet - Page 136

MC68HC908JK8CP

Manufacturer Part Number
MC68HC908JK8CP
Description
Manufacturer
Freescale Semiconductor
Datasheet

Specifications of MC68HC908JK8CP

Cpu Family
HC08
Device Core Size
8b
Frequency (max)
8MHz
Interface Type
SCI
Program Memory Type
Flash
Program Memory Size
8KB
Total Internal Ram Size
256Byte
# I/os (max)
15
Number Of Timers - General Purpose
4
Operating Supply Voltage (typ)
3.3/5V
Operating Supply Voltage (max)
5.5V
Operating Supply Voltage (min)
2.7V
On-chip Adc
13-chx8-bit
Instruction Set Architecture
CISC
Operating Temp Range
-40C to 85C
Operating Temperature Classification
Industrial
Mounting
Through Hole
Pin Count
20
Package Type
PDIP
Lead Free Status / Rohs Status
Not Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68HC908JK8CP
Manufacturer:
ALTERA
Quantity:
13
Part Number:
MC68HC908JK8CPE
Manufacturer:
FREESCALE
Quantity:
928
Part Number:
MC68HC908JK8CPE
Manufacturer:
FREESCALE
Quantity:
20 000
Serial Communications Interface (SCI)
9.8.2 SCI Control Register 2
SCI control register 2:
SCTIE — SCI Transmit Interrupt Enable Bit
TCIE — Transmission Complete Interrupt Enable Bit
SCRIE — SCI Receive Interrupt Enable Bit
ILIE — Idle Line Interrupt Enable Bit
136
This read/write bit enables the SCTE bit to generate SCI transmitter CPU interrupt requests. Reset
clears the SCTIE bit.
This read/write bit enables the TC bit to generate SCI transmitter CPU interrupt requests. Reset clears
the TCIE bit.
This read/write bit enables the SCRF bit to generate SCI receiver CPU interrupt requests. Reset clears
the SCRIE bit.
This read/write bit enables the IDLE bit to generate SCI receiver CPU interrupt requests. Reset clears
the ILIE bit.
1 = SCTE enabled to generate CPU interrupt
0 = SCTE not enabled to generate CPU interrupt
1 = TC enabled to generate CPU interrupt requests
0 = TC not enabled to generate CPU interrupt requests
1 = SCRF enabled to generate CPU interrupt
0 = SCRF not enabled to generate CPU interrupt
1 = IDLE enabled to generate CPU interrupt requests
0 = IDLE not enabled to generate CPU interrupt requests
Enables the following CPU interrupt requests:
Enables the transmitter
Enables the receiver
Enables SCI wakeup
Transmits SCI break characters
Enables the SCTE bit to generate transmitter CPU interrupt requests
Enables the TC bit to generate transmitter CPU interrupt requests
Enables the SCRF bit to generate receiver CPU interrupt requests
Enables the IDLE bit to generate receiver CPU interrupt requests
Address:
Reset:
Read:
Write:
MC68HC908JL8/JK8 • MC68HC08JL8/JK8 • MC68HC908KL8 Data Sheet, Rev. 3.1
SCTIE
$0014
Bit 7
0
Figure 9-10. SCI Control Register 2 (SCC2)
TCIE
6
0
SCRIE
5
0
ILIE
4
0
TE
3
0
RE
2
0
RWU
1
0
Freescale Semiconductor
Bit 0
SBK
0

Related parts for MC68HC908JK8CP