XRT94L33IB-L Exar Corporation, XRT94L33IB-L Datasheet - Page 116

no-image

XRT94L33IB-L

Manufacturer Part Number
XRT94L33IB-L
Description
IC MAPPER DS3/E3/STS-1 504TBGA
Manufacturer
Exar Corporation
Datasheets

Specifications of XRT94L33IB-L

Applications
Network Switches
Interface
Bus
Voltage - Supply
3.14 V ~ 3.47 V
Package / Case
504-LBGA
Mounting Type
Surface Mount
Lead Free Status / RoHS Status
Lead free / RoHS Compliant

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
XRT94L33IB-L
Manufacturer:
Exar Corporation
Quantity:
10 000
XRT94L33
Rev.1.2.0.
1.1.5
The purpose of the “Receive ATM Cell Processor” block is to extract out the data (being carried by the
incoming STS-3c SPE data-stream) and to perform the following operations on it.
• Cell Delineation
• HEC Byte Verification
• Idle Cell Filtering
• User Cell Filtering
• To receive cells, with “user-specified” header bytes and to load them into the “Receive Cell Extraction
Memory Buffer” (where they can be read out and accessed by the Microprocessor Interface)
• To read out a “user-specified” ATM cell (which is residing in the Receive Cell Insertion Buffer) and to insert
this cell into the “Receive ATM Cell” traffic.
• To route all filtered cells to the “Receive ATM Cell Buffer” (where it will be made available to the ATM Layer
Processor via the Receive UTOPIA Interface block).
1.1.6
The purpose of the Receive UTOPIA Interface Block is to provide a standard UTOPIA Level 1, 2 or 3 interface
to the ATM Layer Processor; for reading out the contents of all ATM cells that are written into the “Receive
ATM Cell Buffer”.
The Receive UTOPIA Interface block can be configured to operate with either an 8 or 16-bit wide “Receive
UTOPIA Data” bus.
Note:
1.1.7
The purpose of the Transmit UTOPIA Interface Block is to provide a standard UTOPIA Level 1, 2 or 3
interface to the ATM Layer Processor, for writing in the contents of all “Valid” ATM cells, into the “Transmit
Cell Buffer”.
The Transmit UTOPIA Interface block can be configured to operate with either an 8 or 16-bit wide “Transmit
UTOPIA Data” bus.
Note:
The Receive UTOPIA Interface Block supports “UTOPIA Level 3” from a signaling stand-point. The Receive
The Transmit UTOPIA Interface Block supports “UTOPIA Level 3” from a signaling stand-point. The Receive
UTOPIA Interface Block within the XRT94L33 still only supports a 16-bit wide (not 32-bit wide) UTOPIA Bus and
only operates up to 50MHz (not 100MHz).
UTOPIA Interface Block within the XRT94L33 still only supports a 16-bit wide (not 32-bit wide) UTOPIA Bus and
only operates up to 50MHz (not 100MHz).
T
T
T
HE
HE
HE
R
R
T
RANSMIT
ECEIVE
ECEIVE
ATM C
UTOPIA I
UTOPIA I
ELL
NTERFACE
P
3-CHANNEL DS3/E3/STS-1 TO STS-3/STM-1 MAPPER IC DATA SHEET
NTERFACE
ROCESSOR
B
B
LOCK
LOCK
B
LOCK
116
xr

Related parts for XRT94L33IB-L