IP-PCI/MT32 Altera, IP-PCI/MT32 Datasheet - Page 200
IP-PCI/MT32
Manufacturer Part Number
IP-PCI/MT32
Description
IP CORE - 32-bit 66MHz PCI Master/Target
Manufacturer
Altera
Type
MegaCorer
Datasheet
1.IP-PCIMT32.pdf
(358 pages)
Specifications of IP-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone, HardCopy II, MAX II, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 200 of 358
- Download datasheet (3Mb)
Master Mode Operation
3–126
PCI Compiler User Guide
Disconnect Without Data
The target device issues a disconnect without data if it is unable to
transfer additional data during the transaction. The signal pattern for this
termination is described in
pci_mt64 and pci_mt32 functions end a transaction because of a
disconnect without data, they assert lm_tsr[6] until the beginning of
the next master transaction.
Disconnect with Data
The target device issues a disconnect with data if it is unable to transfer
additional data in the transaction. The signal pattern for this termination
is described in
pci_mt32 functions end a transaction because of a disconnect with data,
they assert lm_tsr[7] until the beginning of the next master
transaction.
Target Abort
A target device issues this type of termination when a catastrophic failure
occurs in the target. The signal pattern for a target abort is shown in
“Target Abort” on page
functions end a transaction because of a target abort, they assert the
tabort_rcvd signal, which is the same as the PCI status register bit 12.
Therefore, the signal remains asserted until it is reset by the host.
Master Abort
The pci_mt64 and pci_mt32 functions terminate the transaction with
a master abort when no target claims the transaction by asserting
devseln. Except for special cycles and configuration transactions, a
master abort is considered to be a catastrophic failure. When a cycle ends
in a master abort, the pci_mt64 and pci_mt32 functions inform the
local-side device by asserting the mabort_rcvd signal, which is the same
as the PCI status register bit 13. Therefore, the signal remains asserted
until it is reset by the host.
PCI Compiler Version 10.1
“Disconnect” on page
3–86. When the pci_mt64 and pci_mt32
“Disconnect” on page
3–79. When the pci_mt64 and
3–79. When the
Altera Corporation
January 2011
Related parts for IP-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE - 64-bit 66MHz PCI Master/Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - 32-bit 66MHz PCI Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - 64-bit 66MHz PCI Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - PCI Express X1 Lane
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - PCI Express X1 And X4 Lanes
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - PCI Express X1 X4 And X8 Lanes
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE
Manufacturer:
Altera
Datasheet: