IP-PCI/MT32 Altera, IP-PCI/MT32 Datasheet - Page 81
IP-PCI/MT32
Manufacturer Part Number
IP-PCI/MT32
Description
IP CORE - 32-bit 66MHz PCI Master/Target
Manufacturer
Altera
Type
MegaCorer
Datasheet
1.IP-PCIMT32.pdf
(358 pages)
Specifications of IP-PCI/MT32
Software Application
IP CORE, Interface And Protocols, PCI
Supported Families
Arria GX, Cyclone, HardCopy II, MAX II, Stratix
Core Architecture
FPGA
Core Sub-architecture
Arria, Cyclone, Stratix
Rohs Compliant
NA
Function
PCI Compiler, Master/Target, 32 bit
License
Initial License
Lead Free Status / RoHS Status
na
Lead Free Status / RoHS Status
na
- Current page: 81 of 358
- Download datasheet (3Mb)
Altera Corporation
January 2011
Notes to
(1)
(2)
Claim transaction
Retry
Disconnect with data
Disconnect without data
Abort
Successful transfer
Target wait state
Master wait state
Table 3–1. Control Signal Combination Transfer
A retry occurs before the first data phase.
A device must assert the devseln signal for at least one clock before it signals an abort.
(1)
(2)
Table
Type
3–1:
Assert
Assert
Assert
Assert
De-assert
Assert
Assert
Assert
■
■
■
■
Table 3–1
during a PCI transaction. The PCI MegaCore function processes the PCI
signal assertion from the local side. Therefore, the PCI MegaCore
function only drives the control signals per the PCI Local Bus Specification,
Revision 3.0. The local-side application can force retry, disconnect, abort,
successful data transfer, and target wait state cycles to appear on the PCI
bus by driving the lt_rdyn, lt_discn, and lt_abortn signals to
certain values. Refer to
for more details.
When both trdyn and irdyn are active, a data word is clocked from
the sending to the receiving device
The master device should retry the current transaction
The master device should stop the current transaction
The master device should abort the current transaction
devseln
shows the control signal combinations possible on the PCI bus
PCI Compiler Version 10.1
Don’t care
De-Assert
Assert
De-assert
De-assert
Assert
De-assert
Assert
“Target Transaction Terminations” on page 3–77
trdyn
Don’t care
Assert
Assert
Assert
Assert
De-assert
De-assert
De-assert
stopn
Functional Description
Don’t care
Don’t care
Assert
Don’t care
Don’t care
Assert
Assert
De-assert
irdyn
3–7
Related parts for IP-PCI/MT32
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
IP CORE - 64-bit 66MHz PCI Master/Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - 32-bit 66MHz PCI Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - 64-bit 66MHz PCI Target
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/MT64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T32
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE Renewal Of IP-PCI/T64
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - PCI Express X1 Lane
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - PCI Express X1 And X4 Lanes
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP CORE - PCI Express X1 X4 And X8 Lanes
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
IP NIOS II MEGACORE
Manufacturer:
Altera
Datasheet: