XC908AS60ACFU Motorola Semiconductor Products, XC908AS60ACFU Datasheet - Page 292
XC908AS60ACFU
Manufacturer Part Number
XC908AS60ACFU
Description
MC68HC908AZ60A, MC68HC908AS60A Hcmos Microcontroller Unit Technical Data
Manufacturer
Motorola Semiconductor Products
Datasheet
1.XC908AS60ACFU.pdf
(576 pages)
- Current page: 292 of 576
- Download datasheet (4Mb)
Serial Peripheral Interface (SPI)
19.6 Transmission Formats
19.6.1 Clock Phase and Polarity Controls
Technical Data
292
NOTE:
NOTE:
Data written to the slave shift register during a a transmission remains in
a buffer until the end of the transmission.
When the clock phase bit (CPHA) is set, the first edge of SPSCK starts
a transmission. When CPHA is clear, the falling edge of SS starts a
transmission. See
If the write to the data register is late, the SPI transmits the data already
in the shift register from the previous transmission.
To prevent SPSCK from appearing as a clock edge, SPSCK must be in
the proper idle state before the slave is enabled.
During an SPI transmission, data is simultaneously transmitted (shifted
out serially) and received (shifted in serially). A serial clock line
synchronizes shifting and sampling on the two serial data lines. A slave
select line allows individual selection of a slave SPI device; slave
devices that are not selected do not interfere with SPI bus activities. On
a master SPI device, the slave select line can be used optionally to
indicate a multiple-master bus contention.
Software can select any of four combinations of serial clock (SCK) phase
and polarity using two bits in the SPI control register (SPCR). The clock
polarity is specified by the CPOL control bit, which selects an active high
or low clock and has no significant effect on the transmission format.
The clock phase (CPHA) control bit (SPCR) selects one of two
fundamentally different transmission formats. The clock phase and
polarity should be identical for the master SPI device and the
communicating slave device. In some cases, the phase and polarity are
changed between transmissions to allow a master device to
communicate with peripheral slaves having different requirements.
Before writing to the CPOL bit or the CPHA bit (SPCR), disable the SPI
by clearing the SPI enable bit (SPE).
Serial Peripheral Interface (SPI)
Transmission Formats
on page 292.
MC68HC908AZ60A — Rev 2.0
MOTOROLA
Related parts for XC908AS60ACFU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Triacs
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Triacs
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
6367254 Motorola SC (xstrs/r F)
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
50 Amperes NPN Silicon Power Darlington Transistor 850 Volts 250 Watts
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
M68HC12B Family Data Sheet
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
DUAL GATE Mosfet VHF Amplifier
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
DUAL GATE Mosfet VHF Amplifier
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
NPN Darlington Silicon Power Transistor 10 Amperes 80 Volts 20 Watts
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Integrated Circuits
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Low Skew CMOS Clock Driver
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Low Skew CMOS Clock Driver With Reset
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Low-cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Fast Recovery Power Rectifiers
Manufacturer:
Motorola Semiconductor Products
Datasheet: