XC908AS60ACFU Motorola Semiconductor Products, XC908AS60ACFU Datasheet - Page 488
XC908AS60ACFU
Manufacturer Part Number
XC908AS60ACFU
Description
MC68HC908AZ60A, MC68HC908AS60A Hcmos Microcontroller Unit Technical Data
Manufacturer
Motorola Semiconductor Products
Datasheet
1.XC908AS60ACFU.pdf
(576 pages)
- Current page: 488 of 576
- Download datasheet (4Mb)
Byte Data Link Controller (BDLC)
27.4.1.2 Reset Mode
27.4.1.3 Run Mode
27.4.1.4 BDLC Wait Mode
Technical Data
488
This mode is entered from the power off mode whenever the BDLC
supply voltage, V
(V
reset must be asserted while powering up the BDLC or an unknown state
will be entered and correct operation cannot be guaranteed. Reset mode
is also entered from any other mode as soon as one of the MCU’s
possible reset sources (such as LVR, POR, COP watchdog, and reset
pin, etc.) is asserted.
In reset mode, the internal BDLC voltage references are operative; V
is supplied to the internal circuits which are held in their reset state; and
the internal BDLC system clock is running. Registers will assume their
reset condition. Outputs are held in their programmed reset state.
Therefore, inputs and network activity are ignored.
This mode is entered from the reset mode after all MCU reset sources
are no longer asserted. Run mode is entered from the BDLC wait mode
whenever activity is sensed on the J1850 bus.
Run mode is entered from the BDLC stop mode whenever network
activity is sensed, although messages will not be received properly until
the clocks have stabilized and the CPU is in run mode also.
In this mode, normal network operation takes place. The user should
ensure that all BDLC transmissions have ceased before exiting this
mode.
This power-conserving mode is entered automatically from run mode
whenever the CPU executes a WAIT instruction and if the WCM bit in the
BCR1 register is cleared previously.
In this mode, the BDLC internal clocks continue to run. The first passive-
to-active transition of the bus generates a CPU interrupt request from the
BDLC which wakes up the BDLC and the CPU. In addition, if the BDLC
DD
–10%) and some MCU reset source is asserted. The internal MCU
Byte Data Link Controller (BDLC)
DD
, rises above its minimum specified value
MC68HC908AZ60A — Rev 2.0
MOTOROLA
DD
Related parts for XC908AS60ACFU
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
Triacs
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Triacs
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
6367254 Motorola SC (xstrs/r F)
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
50 Amperes NPN Silicon Power Darlington Transistor 850 Volts 250 Watts
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
M68HC12B Family Data Sheet
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
DUAL GATE Mosfet VHF Amplifier
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
DUAL GATE Mosfet VHF Amplifier
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
NPN Darlington Silicon Power Transistor 10 Amperes 80 Volts 20 Watts
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Integrated Circuits
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Low Skew CMOS Clock Driver
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Low Skew CMOS Clock Driver With Reset
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Low-cost 16-bit DSP with DDR Controller and 10/100 Mbps Ethernet MAC
Manufacturer:
Motorola Semiconductor Products
Datasheet:
Part Number:
Description:
Fast Recovery Power Rectifiers
Manufacturer:
Motorola Semiconductor Products
Datasheet: