XC908AS60ACFU Motorola Semiconductor Products, XC908AS60ACFU Datasheet - Page 475

no-image

XC908AS60ACFU

Manufacturer Part Number
XC908AS60ACFU
Description
MC68HC908AZ60A, MC68HC908AS60A Hcmos Microcontroller Unit Technical Data
Manufacturer
Motorola Semiconductor Products
Datasheet
26.4.4 Continuous Conversion
26.4.5 Accuracy and Precision
26.5 Interrupts
26.6 Low-Power Modes
26.6.1 Wait Mode
MC68HC908AZ60A — Rev 2.0
MOTOROLA
In the continuous conversion mode, the ADC data register will be filled
with new data after each conversion. Data from the previous conversion
will be overwritten whether that data has been read or not. Conversions
will continue until the ADCO bit (ADC status control register, $0038) is
cleared. The COCO bit is set after the first conversion and will stay set
for the next several conversions until the next write of the ADC status
and control register or the next read of the ADC data register.
The conversion process is monotonic and has no missing codes. See
ADC Characteristics
When the AIEN bit is set, the ADC module is capable of generating a
CPU interrupt after each ADC conversion. A CPU interrupt is generated
if the COCO bit (ADC status control register, $0038) is at logic 0. If the
COCO bit is set, an interrupt is generated. The COCO bit is not used as
a conversion complete flag when interrupts are enabled.
The following subsections describe the low-power modes.
The ADC continues normal operation during wait mode. Any enabled
CPU interrupt request from the ADC can bring the MCU out of wait
mode. If the ADC is not required to bring the MCU out of wait mode,
power down the ADC by setting the ADCH[4:0] bits in the ADC status
and control register before executing the WAIT instruction.
Analog-to-Digital Converter (ADC)
on page 534 for accuracy information.
Analog-to-Digital Converter (ADC)
Technical Data
Interrupts
475

Related parts for XC908AS60ACFU