XC908AS60ACFU Motorola Semiconductor Products, XC908AS60ACFU Datasheet - Page 312

no-image

XC908AS60ACFU

Manufacturer Part Number
XC908AS60ACFU
Description
MC68HC908AZ60A, MC68HC908AS60A Hcmos Microcontroller Unit Technical Data
Manufacturer
Motorola Semiconductor Products
Datasheet
Serial Peripheral Interface (SPI)
19.14.2 SPI Status and Control Register
Technical Data
312
SPWOM — SPI Wired-OR Mode Bit
SPE — SPI Enable Bit
SPTIE — SPI Transmit Interrupt Enable Bit
The SPI status and control register contains flags to signal the following
conditions:
The SPI status and control register also contains bits that perform these
functions:
This read/write bit disables the pullup devices on pins SPSCK, MOSI,
and MISO so that those pins become open-drain outputs.
This read/write bit enables the SPI module. Clearing SPE causes a
partial reset of the SPI (see
clears the SPE bit.
This read/write bit enables CPU interrupt requests generated by the
SPTE bit. SPTE is set when a byte transfers from the transmit data
register to the shift register. Reset clears the SPTIE bit.
1 = Wired-OR SPSCK, MOSI, and MISO pins
0 = Normal push-pull SPSCK, MOSI, and MISO pins
1 = SPI module enabled
0 = SPI module disabled
1 = SPTE CPU interrupt requests enabled
0 = SPTE CPU interrupt requests disabled
Receive data register full
Failure to clear SPRF bit before next byte is received (overflow
error)
Inconsistent logic level on SS pin (mode fault error)
Transmit data register empty
Enable error interrupts
Enable mode fault error detection
Select master SPI baud rate
Serial Peripheral Interface (SPI)
Resetting the SPI
MC68HC908AZ60A — Rev 2.0
on page 304). Reset
MOTOROLA

Related parts for XC908AS60ACFU