XC908AS60ACFU Motorola Semiconductor Products, XC908AS60ACFU Datasheet - Page 526

• Manufacturer Part Number: XC908AS60ACFU
• Description: MC68HC908AZ60A, MC68HC908AS60A Hcmos Microcontroller Unit Technical Data
• Manufacturer: Motorola Semiconductor Products

Byte Data Link Controller (BDLC)
27.7.5 BDLC Data Register
Technical Data
526
NOTE:
Address:
The NOPs are used only to align the JMPs onto 4-byte boundaries so
that the value in the BSVR can be used intact. Each of the service
routines must end with an RTI instruction to guarantee correct continued
operation of the device. Note also that the first entry can be omitted since
it corresponds to no interrupt occurring.
The service routines should clear all of the sources that are causing the
pending interrupts. Note that the clearing of a high priority interrupt may
still leave a lower priority interrupt pending, in which case bits I0, I1, and
I2 of the BSVR will then reflect the source of the remaining interrupt
request.
If fewer states are used or if a different software approach is taken, the
jump table can be made smaller or omitted altogether.
This register is used to pass the data to be transmitted to the J1850 bus
from the CPU to the BDLC. It is also used to pass data received from the
J1850 bus to the CPU. Each data byte (after the first one) should be
written only after a Tx data register empty (TDRE) state is indicated in
the BSVR.
Data read from this register will be the last data byte received from the
J1850 bus. This received data should only be read after an Rx data
register full (RDRF) interrupt has occurred. (See
Register.)
Reset:
Read:
Write:
$003F
Bit 7
D7
Byte Data Link Controller (BDLC)
Figure 27-20. BDLC Data Register (BDR)
D6
6
D5
5
Unaffected by Reset
D4
4
D3
3
MC68HC908AZ60A — Rev 2.0
BDLC State Vector
D2
2
D1
1
MOTOROLA
Bit 0
D0