LFEBS12UB Freescale Semiconductor, LFEBS12UB Datasheet - Page 171

• Manufacturer Part Number: LFEBS12UB
• Description: KIT STUDENT LEARNING S12 DG128
• Manufacturer: Freescale Semiconductor

Specifications of LFEBS12UB

• Architecture: 8/16-bit
• Code Gen Tools Included: Code Warrior
• Silicon Manufacturer: Freescale
• Core Architecture: S12
• Core Sub-architecture: S12
• Silicon Core Number: MC9S12
• Silicon Family Name: S12D
• Kit Contents: HCS12 DG128 Learning Kit
• Rohs Compliant: Yes
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant

1. Read: Always reads 0x00
1. Read: Anytime.
2.3.91
2.3.92
Freescale Semiconductor
Address 0x036E
Address 0x036F
PTRRR
PTRRR
Write: Unimplemented
Write: Anytime.
PPSR
Field
Field
Reset
Reset
7-0
7
6
W
W
R
R
Port R pull device select—Determine pull device polarity on input pins
This register selects whether a pull-down or a pull-up device is connected to the pin.
1 A pull-down device is connected to the associated pin, if enabled and if the pin is used as input.
0 A pull-up device is connected to the associated pin, if enabled and if the pin is used as input.
PTRRR7
Port R routing—
This register configures the re-routing of the associated TIM channel.
1 TIMIOC7 is available on PP7
0 TIMIOC7 is available on PR7
Port R routing—
This register configures the re-routing of the associated TIM channel.
1 TIMIOC6 is available on PP6
0 TIMIOC6 is available on PR6
PIM Reserved Register
Port R Routing Register (PTRRR)
0
0
0
7
7
= Unimplemented or Reserved
= Unimplemented or Reserved
PTRRR6
0
0
0
6
6
Table 2-87. PTR Routing Register Field Descriptions
Figure 2-90. Port R Routing Register (PTRRR)
Table 2-86. PPSR Register Field Descriptions
MC9S12XE-Family Reference Manual , Rev. 1.23
PTRRR5
Figure 2-89. PIM Reserved Register
0
0
0
5
5
PTRRR4
0
0
0
4
4
Description
Description
PTRRR3
3
0
0
3
0
Chapter 2 Port Integration Module (S12XEPIMV1)
PTRRR2
0
0
0
2
2
Access: User read/write
PTRRR1
0
0
0
1
1
Access: User read
PTRRR0
0
0
0
0
0
171
(1)
(1)