LFEBS12UB Freescale Semiconductor, LFEBS12UB Datasheet - Page 452

KIT STUDENT LEARNING S12 DG128

LFEBS12UB

Manufacturer Part Number
LFEBS12UB
Description
KIT STUDENT LEARNING S12 DG128
Manufacturer
Freescale Semiconductor
Datasheets

Specifications of LFEBS12UB

Architecture
8/16-bit
Code Gen Tools Included
Code Warrior
Silicon Manufacturer
Freescale
Core Architecture
S12
Core Sub-architecture
S12
Silicon Core Number
MC9S12
Silicon Family Name
S12D
Kit Contents
HCS12 DG128 Learning Kit
Rohs Compliant
Yes
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Chapter 10 XGATE (S12XGATEV3)
SSEM
Operation
Attempts to set a semaphore. The state of the semaphore will be stored in the Carry-Flag:
In monadic address mode, bits RS[2:0] select the semaphore to be set.
CCR Effects
Code and CPU Cycles
452
N:
Z:
V:
C:
SSEM #IMM3
SSEM RS
N
Because of an order from the United States International Trade Commission, BGA-packaged product lines and partnumbers
indicated here currently are not available from Freescale for import or sale in the United States prior to September 2010
Not affected.
Not affected.
Not affected.
Set if semaphore is locked by the RISC core; cleared otherwise.
Z
1 = Semaphore is locked by the RISC core
0 = Semaphore is locked by the S12X_CPU
V
Source Form
C
MC9S12XE-Family Reference Manual , Rev. 1.23
Address
Mode
IMM3
MON
Set Semaphore
0
0
0
0
0
0
0
0
0
0
IMM3
Machine Code
RS
1
1
1
1
1
1
1
1
0
0
SSEM
Freescale Semiconductor
0
0
1
1
0
1
Cycles
PA
PA

Related parts for LFEBS12UB