UPD70F3786GJ-GAE-AX Renesas Electronics America, UPD70F3786GJ-GAE-AX Datasheet - Page 485

no-image

UPD70F3786GJ-GAE-AX

Manufacturer Part Number
UPD70F3786GJ-GAE-AX
Description
MCU 32BIT V850ES/JX3-E 144-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Er
Datasheet

Specifications of UPD70F3786GJ-GAE-AX

Core Processor
RISC
Core Size
32-Bit
Speed
50MHz
Connectivity
CAN, CSI, EBI/EMI, Ethernet, I²C, UART/USART, USB
Peripherals
DMA, LVD, PWM, WDT
Number Of I /o
100
Program Memory Size
512KB (512K x 8)
Program Memory Type
FLASH
Ram Size
124K x 8
Voltage - Supply (vcc/vdd)
2.85 V ~ 3.6 V
Data Converters
A/D 12x10b
Oscillator Type
Internal
Operating Temperature
-40°C ~ 85°C
Package / Case
*
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3786GJ-GAE-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
UPD70F3786GJ-GAE-AX
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
(2) Anytime write and batch write
The TT0CCR0 and TT0CCR1 registers in TMT0 can be rewritten during timer operation (TT0CTL0.TT0CE bit =
1), but the write method (anytime write, batch write) of the CCR0 and CCR1 buffer registers differs depending
on the mode.
(a) Anytime write
In this mode, data is transferred at any time from the TT0CCR0 and TT0CCR1 registers to the CCR0 and
CCR1 buffer registers during timer operation (n = 0, 1).
• Set values to TT0CCRn register
• Timer operation enable
Note The 16-bit counter is not cleared upon a match between the 16-bit counter value
Remarks 1. The above flowchart illustrates an example of the operation in the interval
Timer operation
Figure 9-3. Flowchart of Basic Operation for Anytime Write
(TT0CE bit = 1)
Transfer to CCRn buffer register
Match between 16-bit counter
and CCR1 buffer register
Match between 16-bit counter
and CCR0 buffer register
16-bit counter clear & start
TTnCCRn register rewrite
Transfer values of TT0CCRn
register to CCRn buffer
register
CHAPTER 9 16-BIT TIMER/EVENT COUNTER T (TMT)
and the CCR1 buffer register value. It is cleared upon a match between the 16-bit
counter value and the CCR0 buffer register value.
Initial settings
2. n = 0, 1
START
timer mode.
User’s Manual U19601EJ2V0UD
Note
IINTTT0CC0 signal output
IINTTT0CC1 signal output
483

Related parts for UPD70F3786GJ-GAE-AX