MC68EC000 Motorola, MC68EC000 Datasheet - Page 11

• Manufacturer Part Number: MC68EC000
• Description: Core Processor (SCM 68000)
• Manufacturer: Motorola

3-33
3-34
4-1
4-2
4-3
4-4
4-5
4-6
4-7
4-8
4-9
4-10
4-11
4-12
4-13
4-14
7-1
7-2
7-3
7-4
7-5
7-6
7-7
7-8
7-9
xii
List of Illustrations
Synchronous Read Cycle................................................................................. 3-39
Synchronous Write Cycle................................................................................. 3-40
CPU Space Address Encoding .......................................................................... 4-3
Interrupt Acknowledge Cycle Timing Diagram ................................................... 4-4
Autovector Operation Timing Diagram............................................................... 4-8
Autovector Operation Timing Diagram—Best Case........................................... 4-9
Autovector Operation Timing Diagram—Worst Case ...................................... 4-10
Exception Vector Format.................................................................................. 4-11
Address Translated from 8-Bit Vector Number ................................................ 4-11
Interrupt Vector Number Format ...................................................................... 4-13
Groups 1 and 2 Exception Stack Frame .......................................................... 4-15
Reset Circuit..................................................................................................... 4-16
Reset Operation Timing Diagram..................................................................... 4-17
RESETOB Timing Diagram.............................................................................. 4-18
Initialization of the SCM68000 for Simulation Timing Diagram ........................ 4-19
Supervisor Stack Order for Bus or Address Error Exception ........................... 4-23
Clock Input Timing Diagram............................................................................... 7-2
Read Cycle Timing Diagram .............................................................................. 7-4
Write Cycle Timing Diagram .............................................................................. 7-5
SCM68000 to External Peripherals Timing Diagram ......................................... 7-6
Bus Arbitration Timing Diagram ......................................................................... 7-7
Bus Arbitration Timing Diagram—Idle Bus Case ............................................... 7-8
Bus Arbitration Timing Diagram—Active Bus Case ........................................... 7-9
Bus Arbitration Timing Diagram—Multiple Bus Request.................................. 7-10
Core Application Signals Timing Diagram........................................................ 7-12
Freescale Semiconductor, Inc.
EC000 CORE PROCESSOR USER’S MANUAL
For More Information On This Product,
Go to: www.freescale.com
MOTOROLA