MC68EC000 Motorola, MC68EC000 Datasheet - Page 132

no-image

MC68EC000

Manufacturer Part Number
MC68EC000
Description
Core Processor (SCM 68000)
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC000AA10
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA12
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68EC000AA16R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000CFU10
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68EC000EI10
Manufacturer:
MOT
Quantity:
6 239
Company:
Part Number:
MC68EC000EI12
Quantity:
2 766
Part Number:
MC68EC000EI16
Manufacturer:
FREESCALE
Quantity:
450
Part Number:
MC68EC000EI16
Manufacturer:
Freescale Semiconductor
Quantity:
135
MOTOROLA
NOTES:
1.Actual value depends on clock period.
2.If #47 is satisfied for both DTACKB and BERRB, #48 may be ignored. In the absence of DTACKB, BERRB is an
asynchronous input using the asynchronous input setup time (#47).
3.For power-up, the MC68000 must be held in the reset state for 132 clock cycles to allow stablization of on-chip circuitry.
After the system is powered up, #56 refers to the minimum pulse width required to reset the processor.
4.If the asynchronous input setup time (#47) requirement is satisfied for DTACKB, the DTACKB asserted to data setup
time (#31) requirement can be ignored. The data must only satisfy the data-in to clock low setup time (#27) for the
following clock cycle.
5.ASB and DSB will be asserted from the rising edge of state 2 (S2) until the falling edge of state 7 (S7).
6.During a write, DSB will be asserted in state 4 (S4) and negated in S7.
7.With consecutive bus cycles, ASB and DSB are negated from the falling edge of S7 to the rising edge of S2.
31
48
Num
28A
29A
25
26
27
28
47
56
29
30
32
53
55
1,4
1,2
1
1
4
1
4
3
1
ASB, DSB Negated to Data-Out Invalid (Write)
Data-Out Valid to DSB Asserted (Write)
Data-In Valid to Clock Low (Setup Time on Read)
ASB, DSB Negated to DTACKB Negated (Asynchronous Hold)
Clock High to DTACKB Negated
ASB, DSB Negated to Data-In Invalid (Hold Time on Read)
ASB, DSB Negated to Data-In High Impedance (Read)
ASB, DSB Negated to BERRB Negated
DTACKB Asserted to Data-In Valid (Setup Time on Read)
HALTIB and RESETIB Input Transition Time
Asynchronous Input Setup Time
BERRB Asserted to DTACKB Asserted
Data-Out Hold from Clock High (Write)
RWB Asserted to Data Bus Impedance Change (Write)
HALTIB, RESETIB Pulse Width
Freescale Semiconductor, Inc.
Characteristic
EC000 CORE PROCESSOR USER’S MANUAL
For More Information On This Product,
Go to: www.freescale.com
Min
10
10
10
10
5
0
0
0
5
0
0
0
3.3 V
Max
100
95
95
75
42
Electrical Characteristics
Min
10
10
10
10
5
0
0
0
0
5
0
0
5.0 V
Max
100
95
95
75
42
Unit
clks
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
ns
7-3

Related parts for MC68EC000