MC68EC000 Motorola, MC68EC000 Datasheet - Page 34
![no-image](/images/manufacturer_photos/0/4/459/motorola_sml.jpg)
MC68EC000
Manufacturer Part Number
MC68EC000
Description
Core Processor (SCM 68000)
Manufacturer
Motorola
Datasheet
1.MC68EC000.pdf
(145 pages)
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
MC68EC000AA10
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC000AA12
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC000AA16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA16
Manufacturer:
FREESCALE
Quantity:
20 000
Company:
Part Number:
MC68EC000AA16R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Company:
Part Number:
MC68EC000AA20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000CFU10
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Company:
Part Number:
MC68EC000EI10
Manufacturer:
MOT
Quantity:
6 239
Company:
Part Number:
MC68EC000EI16
Manufacturer:
FREESCALE
Quantity:
450
Company:
Part Number:
MC68EC000EI16
Manufacturer:
Freescale Semiconductor
Quantity:
135
2.4.6 Read-Modify-Write (RMCB)
This active-low, three-state output line is logic low during read-modify-write cycles and indi-
cates an indivisible bus sequence. This is described in 3.1.3 Read-Modify-Write Cycle .
2.5 BUS ARBITRATION CONTROL
The bus request, bus grant, and bus grant acknowledge signals form the bus arbitration con-
trol signals that determine which device will be the bus master device. There are two possi-
ble arbitration protocols: 2-wire and 3-wire. In the 2-wire protocol, BGACKB is not used and
must be negated.
2.5.1 Bus Request (BRB)
This active-low input is the combination of bus request signals from all other devices that
could be bus masters. This signal indicates to the SCM68000 that some other device needs
to become the bus master. Bus requests can be issued at any time during a cycle or
between cycles.
2.5.2 Bus Grant (BGB)
This active-low output indicates to all other potential bus master devices that the SCM68000
will relinquish bus control at the end of the current bus cycle.
2.5.3 Bus Grant Acknowledge (BGACKB)—3-Wire Protocol Only
This active-low input indicates that some other device has become the bus master. This sig-
nal should not be asserted until the following four conditions are met:
2.6 INTERRUPT CONTROL (IPLB2–IPLB0)
These active-low input signals indicate the encoded priority level of the device requesting
an interrupt. Level 7, which cannot be masked, has the highest priority; level 0 indicates that
no interrupts have been requested. IPLB0 is the least significant bit of the encoded level,
and IPLB2 is the most significant bit. For each interrupt request, these signals must maintain
the interrupt request level until the SCM68000 acknowledges the interrupt to guarantee that
MOTOROLA
1. A bus grant has been received.
2. Address strobe is negated, which indicates that the SCM68000 is not using the bus.
3. Data transfer acknowledge is negated, which indicates that neither memory nor pe-
4. Bus grant acknowledge is negated, which indicates that no other device is still claiming
ripherals are using the bus.
to be the bus master.
Freescale Semiconductor, Inc.
EC000 CORE PROCESSOR USER’S MANUAL
For More Information On This Product,
Table 2-4. Data Transfer Size
SIZ1
1
0
Go to: www.freescale.com
Size Code Output
SIZ0
0
1
Word
Size
Byte
Signal Description
2-5