MC68EC000 Motorola, MC68EC000 Datasheet - Page 113

no-image

MC68EC000

Manufacturer Part Number
MC68EC000
Description
Core Processor (SCM 68000)
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC000AA10
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA12
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68EC000AA16R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000CFU10
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68EC000EI10
Manufacturer:
MOT
Quantity:
6 239
Company:
Part Number:
MC68EC000EI12
Quantity:
2 766
Part Number:
MC68EC000EI16
Manufacturer:
FREESCALE
Quantity:
450
Part Number:
MC68EC000EI16
Manufacturer:
Freescale Semiconductor
Quantity:
135
8-Bit Instruction Execution Times
5.4 IMMEDIATE INSTRUCTION EXECUTION TIMES
The numbers of clock periods listed in Table 5-6 include the times to fetch immediate oper-
ands, perform the operations, store the results, and read the next operation. The total num-
ber of clock periods, the number of read cycles, and the number of write cycles are shown
in the previously described format. The number of clock periods, the number of read cycles,
and the number of write cycles, respectively, must be added to those of the effective address
calculation where indicated by a plus sign (+).
In Table 5-6, the following notation applies:
5-4
Dn — Data register operand
An — Address register operand
M — Memory operand
# — Immediate operand
ADD/ADDA
AND
CMP/CMPA
DIVS
DIVU
EOR
MULS
MULU
OR
SUB
+Add effective address calculation time.
*Indicates maximum base value added to word effective address time.
**The base time of 10 clock periods is increased to 12 if the effective address mode is register direct
or immediate (effective address time should also be added).
***Only available effective address mode is data register direct.
MULS, MULU—The multiply algorithm requires 42+2n clocks where n is defined as:
MULS: n = tag the <ea> with a zero as the MSB; n is the resultant number of 10 or 01 patterns in
MULU: n = the number of ones in the <ea>
Instruction
the 17-bit source; i.e., worst case happens when the source is $5555.
Table 5-5. Standard Instruction Execution Times
Freescale Semiconductor, Inc.
EC000 CORE PROCESSOR USER’S MANUAL
For More Information On This Product,
Word
Word
Word
Word
Word
Word
Word
Word
Word
Word
Long
Long
Long
Long
Long
Long
Size
Byte
Byte
Byte
Byte
Byte
Byte
Go to: www.freescale.com
op<ea>, An
10(2/0)+**
10(2/0)+**
12(2/0)+
10(2/0)+
10(2/0)+
12(2/0)+
op<ea>, Dn
12(2/0)+***
162(2/0)+*
144(2/0)+*
10(2/0)+**
10(2/0)+**
10(2/0)+**
10(2/0)+**
8(2/0)+***
8(2/0)+***
74(2/0)+*
74(2/0)+*
10(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
8(2/0)+
op Dn, <M>
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
16(2/2)+
24(2/4)+
12(2/1)+
16(2/2)+
24(2/4)+
MOTOROLA

Related parts for MC68EC000