MC68EC000 Motorola, MC68EC000 Datasheet - Page 115

no-image

MC68EC000

Manufacturer Part Number
MC68EC000
Description
Core Processor (SCM 68000)
Manufacturer
Motorola
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC68EC000AA10
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA12
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA16
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA16
Manufacturer:
FREESCALE
Quantity:
20 000
Part Number:
MC68EC000AA16R2
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000AA20
Manufacturer:
Freescale Semiconductor
Quantity:
10 000
Part Number:
MC68EC000CFU10
Manufacturer:
MOTOROLA/摩托罗拉
Quantity:
20 000
Part Number:
MC68EC000EI10
Manufacturer:
MOT
Quantity:
6 239
Company:
Part Number:
MC68EC000EI12
Quantity:
2 766
Part Number:
MC68EC000EI16
Manufacturer:
FREESCALE
Quantity:
450
Part Number:
MC68EC000EI16
Manufacturer:
Freescale Semiconductor
Quantity:
135
8-Bit Instruction Execution Times
5.6 SHIFT/ROTATE INSTRUCTION EXECUTION TIMES
Table 5-8 lists the timing data for the shift and rotate instructions. The total number of clock
periods, the number of read cycles, and the number of write cycles are shown in the previ-
ously described format. The number of clock periods, the number of read cycles, and the
number of write cycles, respectively, must be added to those of the effective address calcu-
lation where indicated by a plus sign (+).
5.7 BIT MANIPULATION INSTRUCTION EXECUTION TIMESS
Table 5-9 lists the timing data for the bit manipulation instructions. The total number of clock
periods, the number of read cycles, and the number of write cycles are shown in the previ-
ously described format. The number of clock periods, the number of read cycles, and the
number of write cycles, respectively, must be added to those of the effective address calcu-
lation where indicated by a plus sign (+).
5.8 CONDITIONAL INSTRUCTION EXECUTION TIMES
Table 5-10 lists the timing data for the conditional instructions. The total number of clock
periods, the number of read cycles, and the number of write cycles are shown in the previ-
ously described format. The number of clock periods, the number of read cycles, and the
number of write cycles, respectively, must be added to those of the effective address calcu-
lation where indicated by a plus sign (+).
5-6
BCHG
BCLR
BSET
BTST
+ Add effective address calculation time.
* Indicates maximum value; data addressing mode only.
Instruction
Table 5-9. Bit Manipulation Instruction Execution Times
Table 5-8. Shift/Rotate Instruction Execution Times
ASR, ASL
LSR, LSL
ROR, ROL
ROXR, ROXL
+ Add effective address calculation time for word operands.
n is the shift count.
Instruction
Long
Long
Long
Long
Size
Byte
Byte
Byte
Byte
Freescale Semiconductor, Inc.
EC000 CORE PROCESSOR USER’S MANUAL
For More Information On This Product,
Go to: www.freescale.com
Word
Word
Word
Word
Register
Long
Long
Long
Long
Size
Byte
Byte
Byte
Byte
12(2/0)*
14(2/0)*
12(2/0)*
10(2/0)
Dynamic
10+2n(2/0)
10+2n(2/0)
12+n2(2/0)
10+2n(2/0)
10+2n(2/0)
12+n2(2/0)
10+2n(2/0)
10+2n(2/0)
12+n2(2/0)
10+2n(2/0)
10+2n(2/0)
12+n2(2/0)
Register
Memory
12(2/1)+
12(2/1)+
12(2/1)+
8(2/0)+
Register
20(4/0)*
22(4/0)*
20(4/0)*
18(4/0)
Memory
16(2/2)+
16(2/2)+
16(2/2)+
16(2/2)+
Static
Memory
20(4/1)+
20(4/1)+
20(4/1)+
16(4/0)+
MOTOROLA

Related parts for MC68EC000