S1D13705 Epson Electronics America, Inc., S1D13705 Datasheet - Page 17

• Manufacturer Part Number: S1D13705
• Description: S1d13705 Embedded Memory Lcd Controller
• Manufacturer: Epson Electronics America, Inc.

Epson Research and Development
Vancouver Design Center
2.4 Display Modes
2.5 Clock Source
2.6 Miscellaneous
2.7 Package
Hardware Functional Specification
Issue Date: 01/05/22
• SwivelView™: direct 90° hardware rotation of display image for portrait mode display
• 1/2/4 bit-per-pixel (bpp), 2/4/16-level grayscale display.
• 1/2/4/8 bit-per-pixel, 2/4/16/256-level color display.
• Up to 16 shades of gray by FRM on monochrome passive LCD panels; a 256x4 Look-
• 256 simultaneous of 4096 colors on color passive and active matrix LCD panels; three
• Split screen display for all landscape panel modes allows two different images to be
• Virtual display support (displays images larger than the panel size through the use of
• Maximum operating clock (CLK) frequency of 25MHz.
• Operating clock (CLK) is derived from CLKI input.
• Pixel Clock (PCLK) and Memory Clock (MCLK) are derived from CLK.
• Hardware/Software Video Invert.
• Software Power Save mode.
• Hardware Power Save mode.
• LCD power-down sequencing.
• 5 General Purpose Input/Output pins are available.
• Core operates from 2.7 volts to 3.6 volts.
• IO Operates from the core voltage up to 5.5 volts.
• 80 pin QFP14 package.
Up Table is used to map 1/2/4 bpp modes into these shades.
256x4 Look-Up Tables are used to map 1/2/4/8 bpp modes into these colors.
simultaneously displayed.
panning).
• GPIO0 is available if Hardware Power Save is not required.
• GPIO[4:1] are available if upper LCD data pins (FPDAT[11:8]) are not required for
TFT/D-TFD support or hardware inverse video.
CLK = CLKI
CLK = CLKI/2
or
X27A-A-001-09
S1D13705
Page 11