S1D13705 Epson Electronics America, Inc., S1D13705 Datasheet - Page 309

• Manufacturer Part Number: S1D13705
• Description: S1d13705 Embedded Memory Lcd Controller
• Manufacturer: Epson Electronics America, Inc.

Epson Research and Development
Vancouver Design Center
Interfacing to the Toshiba MIPS TMPR3912 Microprocessor
Issue Date: 01/02/13
IT8368E
TMPR3912
LHA[23]/MFIO[10]
LHA[22]/MFIO[9]
LHA[21]/MFIO[8]
LHA[20]/MFIO[7]
LHA[19]/MFIO[6]
LHA[16:13]/
MFIO[3:0]
CARDxWAIT*
DCLKOUT
D[31:24]
D[23:16]
A[12:0]
ENDIAN
Figure 5-1: S1D13705 to TMPR3912 Connection Using an IT8368E
Note
Note:
When connecting the S1D13705 RESET# pin, the system designer should be aware of all
conditions that may reset the S1D13705 (e.g. CPU reset can be asserted during wake-up
from power-down modes, or during debug states).
The “Generic #1” host interface control signals of the S1D13705 are asynchronous with
respect to the S1D13705 bus clock. This gives the system designer full flexibility to choose
the appropriate source (or sources) for CLKI and BCLK. The choice of whether both clocks
should be the same, and whether to use DCLKOUT (divided) as clock source, should be
based on pixel and frame rates, power budget, part count and maximum S1D13705
respective clock frequencies. Also, internal S1D13705 clock dividers provide additional
flexibility.
See Section 3.1 on page 9 and Section 3.2 on page 10 for Generic #1 pin descriptions.
V
DD
Clock divider
pull-up
...or...
Oscillator
System RESET
+3.3V
See text
RESET#
AB[12:0]
AB[16:13]
DB[7:0]
DB[16:8]
WAIT#
BS#
WE1#
WE0#
RD/WR#
RD#
CS#
IO V
CLKI
BCLK
S1D13705
DD
X27A-G-004-02
, CORE V
S1D13705
Page 15
DD