S1D13705 Epson Electronics America, Inc., S1D13705 Datasheet - Page 285

no-image

S1D13705

Manufacturer Part Number
S1D13705
Description
S1d13705 Embedded Memory Lcd Controller
Manufacturer
Epson Electronics America, Inc.
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
S1D1370500A1
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Part Number:
S1D13705F00A100
Manufacturer:
EPSON
Quantity:
1 831
Part Number:
S1D13705F00A200
Manufacturer:
EPSON/爱普生
Quantity:
20 000
Epson Research and Development
Vancouver Design Center
6.2 ISA Bus Support
6.2.1 Display Adapter Card Support
VGA Display Adapter
Monochrome Display Adapter
6.2.2 Expanded Memory Manager Support
6.3 Non-ISA Bus Support
S5U13705B00C Rev. 1.0 ISA Bus Evaluation Board User Manual
Issue Date: 01/02/13
The S5U13705B00C board has been designed to directly support the 16-bit ISA bus
environment and can be used in conjunction with either a VGA or a monochrome display
adapter card.
There are 4 configuration inputs associated with the Host Interface (CNF[2:0] and BS#).
Refer to Table 2-3: “Jumper Settings,” on page 9 and Table 5-1: “Host Bus Interface Pin
Mapping,” on page 13 for complete details.
When using the S5U13705B00C in conjunction with another primary Display Adapter
(VGA or Monochrome) the following applies:
All VGA display adapters can be used with the S5U13705B00C board if the S1D13705 is
mapped to the upper 1M Byte of ISA bus memory, address F00000-F1FFFF. If the
S1D13705 is mapped to the address range 0C0000-0D0000, then no VGA or VGA
compatible display adapters can be used with the S5U13705B00C board. See Embedded
Memory Support on page 14.
The S5U13705B00C board can be used with monochrome display adapters at both memory
addresses.
If a memory manager is being used for system memory, the address range selected for the
SRAM start address must be excluded from use or memory conflicts will arise.
The S5U13705B00C board is specifically designed to support the standard 16-bit ISA bus.
However, the S1D13705 directly supports many other host bus interfaces. Header strips H1
and H2 are provided and contain all the necessary IO pins to interface to these host buses.
See CPU/Bus Interface Connector Pinouts on page 11; Table 2-1: “Configuration DIP
Switch Settings,” on page 8; and Table 2-3: “Jumper Settings,” on page 9 for details.
X27A-G-005-03
S1D13705
Page 15

Related parts for S1D13705