MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 122

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Port Integration Module (S12GPIMV0)
2.2.1
The availability of pins and the related peripheral signals are determined by a package code
(Section 2.4.3.33, “Package Code Register
programmed non-volatile memory location into the register during the reset sequence.
Based on the package code all non-bonded pins will have the input buffer disabled to avoid shoot-through
current resulting in excess current in stop mode.
2.2.2
If more than one output signal is attempted to be enabled on a specific pin, a priority scheme determines
the signal taking effect.
General rules:
Input signals are not prioritized. Therefore the input function remains active (for example timer input
capture) even if a pin is used with the output signal of another peripheral or general-purpose output.
2.2.3
Table 2-4
A signal name in squared brackets denotes the port register bit related to the digital I/O function of the pin
(port register PORT/PT not listed). It is a representative for any other port related register bit with the same
index in PTI, DDR, PER, PPS, and where applicable in PIE, PIF or WOM (see
Memory Map and Register
PT0AD; other related register bits of this pin are PTI0AD7, DDR0AD7, PER0AD7, PPS0AD7, PIE0AD7
and PIF0AD7.
122
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
The peripheral with the highest amount of pins has priority on the related pins when it is enabled.
If a peripheral can selectively disable a function, the freed up pin is used with the next enabled
peripheral signal.
The general-purpose output function takes control if no peripheral function is enabled.
shows all pins with their related signals per device and package that are controlled by the PIM.
Package Code
Prioritization
Signals and Priorities
If there is more than one signal associated with a pin, the priority is indicated
by the position in the table from top (highest priority) to bottom (lowest
priority).
Definition”). For example pin PAD15: Signal [PT0AD7] is bit 7 of register
MC9S12G Family Reference Manual,
(PKGCR)”). The related value is loaded from a factory
NOTE
Rev.1.01
Section 2.4, “PIM Ports -
Freescale Semiconductor

Related parts for MC9S12G