MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 211

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
2.5.4
This section describes the interrupts generated by the PIM and their individual sources. Vector addresses
and interrupt priorities are defined at MCU level.
2.5.4.1
The XIRQ pin allows requesting non-maskable interrupts after reset initialization. During reset, the X bit
in the condition code register is set and any interrupts are masked until software enables them.
The IRQ pin allows requesting asynchronous interrupts. The interrupt input is disabled out of reset. To
enable the interrupt the IRQCR[IRQEN] bit must be set and the I bit cleared in the condition code register.
The interrupt can be configured for level-sensitive or falling-edge-sensitive triggering. If IRQCR[IRQEN]
is cleared while an interrupt is pending, the request will deassert.
Freescale Semiconductor
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
1
2
3
DDR
Always “0” on port A, B, C, D, BKGD. Always “1” on port E
Applicable only on port P, J and AD.
Port AD: Assuming digital input buffer enabled in ADC module (ATDDIEN) and ACMP module (ACDIEN)
Interrupts
0
0
0
0
0
0
0
1
1
1
1
XIRQ, IRQ Interrupts
IO
x
x
x
x
x
x
x
0
1
0
1
XIRQ
IRQ
Port P pin interrupt
Port J pin interrupt
Port AD pin interrupt
Module Interrupt Sources
PE
0
1
1
0
0
1
1
x
x
x
x
MC9S12G Family Reference Manual, Rev.1.01
Table 2-93. Pin Configuration Summary
Table 2-94. PIM Interrupt Sources
PS
0
1
0
1
0
1
0
1
x
x
x
1
IE
0
0
0
1
1
1
1
0
0
1
1
2
None
IRQCR[IRQEN]
PIEP[PIEP5-PIEP0]
PIEJ[PIEJ3-PIEJ0]
PIE0AD[PIE0AD3-PIE0AD0]
PIE1AD[PIE1AD7-PIE1AD0]
Input
Input
Input
Input
Input
Input
Input
Output, drive to 0
Output, drive to 1
Output, drive to 0
Output, drive to 1
3
3
3
3
3
3
3
Local Enable
Function
Port Integration Module (S12GPIMV0)
Disabled
Pullup
Pulldown
Disabled
Disabled
Pullup
Pulldown
Disabled
Disabled
Disabled
Disabled
Pull Device
Disabled
Disabled
Disabled
Falling edge
Rising edge
Falling edge
Rising edge
Disabled
Disabled
Falling edge
Rising edge
Interrupt
211

Related parts for MC9S12G