MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 133

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
Freescale Semiconductor
PC7
PC6
PC5
PC4-PC2
PC1-PC0
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
• 100 LQFP: The unbuffered analog output signal DACU1 of the DAC1 module is mapped to this pin if
• Signal priority:
• 100 LQFP: The non-inverting analog input signal AMPP1 of the DAC1 module is mapped to this pin if
• Signal priority:
• 100 LQFP: The inverting analog input signal AMPM1 of the DAC1 module is mapped to this pin if the
• Signal priority:
• 100 LQFP: If routing is active (PRR1[PRR1AN]=1) the ADC analog input channel signals AN15-13 and
• Signal priority:
• 100 LQFP: If routing is active (PRR1[PRR1AN]=1) the ADC analog input channel signals AN11-10 and
• Signal priority:
the DAC is operating in “unbuffered DAC” mode. If this pin is used with the DAC then the digital I/O
function and pull device are disabled.
100 LQFP: DACU1 > GPO
the DAC is operating in “unbuffered DAC with operational amplifier” or “operational amplifier only”
mode. If this pin is used with the DAC then the digital input buffer is disabled.
100 LQFP: GPO
DAC is operating in “unbuffered DAC with operational amplifier” or “operational amplifier only” mode.
If this pin is used with the DAC then the digital input buffer is disabled.
100 LQFP: GPO
their related digital trigger inputs are mapped to these pins. The routed ADC function has no effect on
the output state. The input buffers are controlled by the related ATDDIEN bits and the ADC trigger
functions.
100 LQFP: GPO
their related digital trigger inputs are mapped to these pins. The routed ADC function has no effect on
the output state. The input buffers are controlled by the related ATDDIEN bits and the ADC trigger
functions.
100 LQFP: GPO
When routing of ADC channels to PC4-PC0 is selected
(PRR1[PRR1AN]=1) the related bit in the ADC Digital Input Enable
Register (ATDDIEN) must be set to 1 to activate the digital input
function on those pins not used as ADC inputs.
MC9S12G Family Reference Manual, Rev.1.01
Table 2-8. Port
C
Pins PC7-0
Port Integration Module (S12GPIMV0)
133

Related parts for MC9S12G