MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 270

• Manufacturer Part Number: MC9S12G
• Description: Ignores external trigger. Performs one conversion sequence and stops.
• Manufacturer: FREESCALE [Freescale Semiconductor, Inc]

Background Debug Module (S12SBDMV1)
7.4.7
BDM commands that require CPU execution are ultimately treated at the MCU bus rate. Since the BDM
clock source can be modified when changing the settings for the VCO frequency (CPMUSYNR), it is very
helpful to provide a handshake protocol in which the host could determine when an issued command is
executed by the CPU. The BDM clock frequency is always VCO frequency divided by 8. The alternative
is to always wait the amount of time equal to the appropriate number of cycles at the slowest possible rate
the clock could be running. This sub-section will describe the hardware handshake protocol.
The hardware handshake protocol signals to the host controller when an issued command was successfully
executed by the target. This protocol is implemented by a 16 serial clock cycle low pulse followed by a
brief speedup pulse in the BKGD pin. This pulse is generated by the target MCU when a command, issued
by the host, has been successfully executed (see
After the ACK pulse has finished: the host can start the bit retrieval if the last issued command was a read
command, or start a new command if the last command was a write command or a control command
(BACKGROUND, GO, GO_UNTIL or TRACE1). The ACK pulse is not issued earlier than 32 serial clock
cycles after the BDM command was issued. The end of the BDM command is assumed to be the 16th tick
of the last bit. This minimum delay assures enough time for the host to perceive the ACK pulse. Note also
that, there is no upper limit for the delay between the command and the related ACK pulse, since the
command execution depends upon the CPU bus, which in some cases could be very slow due to long
accesses taking place.This protocol allows a great flexibility for the POD designers, since it does not rely
on any accurate time measurement or short response time to any event in the serial communication.
270
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
(Target MCU)
BDM Clock
ACK Pulse
BKGD Pin
Transmits
Last Command Bit
16th Tick of the
Target
Serial Interface Hardware Handshake Protocol
If the ACK pulse was issued by the target, the host assumes the previous
command was executed. If the CPU enters wait or stop prior to executing a
hardware command, the ACK pulse will not be issued meaning that the
BDM command was not executed. After entering wait or stop mode, the
BDM command is no longer pending.
High-Impedance
32 Cycles
Figure 7-10. Target Acknowledge Pulse (ACK)
MC9S12G Family Reference Manual,
Minimum Delay
From the BDM Command
Figure
NOTE
16 Cycles
7-10). This pulse is referred to as the ACK pulse.
Speedup Pulse
Rev.1.01
Next Bit
Earliest
Start of
Freescale Semiconductor
High-Impedance