MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 491

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
16.3.2.4
The CANBTR1 register configures various CAN bus timing parameters of the MSCAN module.
1
1
Freescale Semiconductor
Module Base + 0x0003
TSEG2[2:0]
TSEG1[3:0]
Read: Anytime
Write: Anytime in initialization mode (INITRQ = 1 and INITAK = 1)
In this case, PHASE_SEG1 must be at least 2 time quanta (Tq).
SAMP
Field
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
6-4
3-0
7
Reset:
W
R
Sampling — This bit determines the number of CAN bus samples taken per bit time.
0 One sample per bit.
1 Three samples per bit
If SAMP = 0, the resulting bit value is equal to the value of the single bit positioned at the sample point. If
SAMP = 1, the resulting bit value is determined by using majority rule on the three total samples. For higher bit
rates, it is recommended that only one sample is taken per bit time (SAMP = 0).
Time Segment 2 — Time segments within the bit time fix the number of clock cycles per bit time and the location
of the sample point (see
Table
Time Segment 1 — Time segments within the bit time fix the number of clock cycles per bit time and the location
of the sample point (see
Table
MSCAN Bus Timing Register 1 (CANBTR1)
SAMP
0
7
16-9.
16-10.
BRP5
0
0
0
0
1
:
Figure 16-7. MSCAN Bus Timing Register 1 (CANBTR1)
TSEG22
BRP4
0
0
0
0
1
Table 16-8. CANBTR1 Register Field Descriptions
:
0
6
MC9S12G Family Reference Manual, Rev.1.01
1
Figure
Figure
.
BRP3
0
0
0
0
1
:
Table 16-7. Baud Rate Prescaler
TSEG21
16-44). Time segment 2 (TSEG2) values are programmable as shown in
16-44). Time segment 1 (TSEG1) values are programmable as shown in
0
5
BRP2
0
0
0
0
1
:
TSEG20
BRP1
0
4
0
0
1
1
1
:
Description
Freescale’s Scalable Controller Area Network (S12MSCANV3)
BRP0
TSEG13
0
1
0
1
1
:
0
3
TSEG12
Prescaler value (P)
2
0
64
1
2
3
4
:
Access: User read/write
TSEG11
0
1
TSEG10
0
0
491
1

Related parts for MC9S12G