MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 218

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
1
5V Analog Comparator (ACMPV1)
3.6.2.2
218
Address 0x0261
ACDIEN
ACMOD
Read: Anytime
Write:
ACICE
Field
ACE
[1:0]
Reset
3-2
5
4
0
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
ACIF: Anytime, write 1 to clear
ACO: Never
W
R
ACMP Input Capture Enable—
Establishes internal link to a timer input capture channel. When enabled, the associated timer pin is disconnected
from the timer input. Refer to ACE description to account for initialization delay on this path.
0 Timer link disabled
1 ACMP output connected to input capture channel 5
ACMP Digital Input Buffer Enable—
Enables the input buffers on ACMPP and ACMPM for the pins to be used with digital functions.
Note: If this bit is set while simultaneously using the pin as an analog port, there is potentially increased power
0 Input buffers disabled on ACMPP and ACMPM
1 Input buffers enabled on ACMPP and ACMPM
ACMP Mode—
Selects the type of compare event setting ACIF.
00 Flag setting disabled
01 Comparator output rising edge
10 Comparator output falling edge
11 Comparator output rising or falling edge
ACMP Enable—
This bit enables the ACMP module and takes it into normal mode (see
also connects the related input pins with the module’s low pass input filters. When the module is not enabled, it
remains in low power shutdown mode.
Note: After setting ACE=1 an initialization delay of 63 bus clock cycles must be accounted for. During this time the
0 ACMP disabled
1 ACMP enabled
ACIF
ACMP Status Register (ACMPS)
0
7
consumption because the digital input buffer may be in the linear region.
comparator output path to all subsequent logic (ACO, ACIF, timer link, excl. ACMPO) is held at its current state.
When resetting ACE to 0 the current state of the comparator will be maintained.
Table 3-2. ACMPC Register Field Descriptions (continued)
ACO
0
6
Figure 3-4. ACMP Status Register (ACMPS)
MC9S12G Family Reference Manual,
0
0
5
0
0
4
Description
0
0
3
Rev.1.01
Section 3.5, “Modes of
2
0
0
Freescale Semiconductor
Access: User read/write
0
0
1
Operation”). This bit
0
0
0
1

Related parts for MC9S12G