MC9S12G FREESCALE [Freescale Semiconductor, Inc], MC9S12G Datasheet - Page 286

no-image

MC9S12G

Manufacturer Part Number
MC9S12G
Description
Ignores external trigger. Performs one conversion sequence and stops.
Manufacturer
FREESCALE [Freescale Semiconductor, Inc]
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
MC9S12G128MLH
Manufacturer:
ROHM
Quantity:
1 200
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLH
Manufacturer:
FREESCALE
Quantity:
1 500
Part Number:
MC9S12G128MLL
Manufacturer:
AVAGO
Quantity:
2 300
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G128MLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12G192CLL
Manufacturer:
FREESCALE
Quantity:
3 400
Part Number:
MC9S12GC128GFU2
Quantity:
69
Part Number:
MC9S12GC128MFUE
Manufacturer:
Freescale Semiconductor
Quantity:
135
S12S Debug Module (S12SDBG)
8.3.2.3
Read: Anytime
Write: Bit 6 only when DBG is neither secure nor armed.Bits 3,2,0 anytime the module is disarmed.
286
Address: 0x0022
TSOURCE
TRCMOD
TALIGN
Reset
Field
This document is valid for the S12G96 and the S12G128 device. All information related to other devices is preliminary.
3–2
6
0
W
R
Trace Source Control Bit — The TSOURCE bit enables a tracing session given a trigger condition. If the MCU
system is secured, this bit cannot be set and tracing is inhibited.
This bit must be set to read the trace buffer.
0 Debug session without tracing requested
1 Debug session with tracing requested
Trace Mode Bits — See
change of flow information is stored. In Loop1 Mode, change of flow information is stored but redundant entries
into trace memory are inhibited. In Detail Mode, address and data for all memory and register accesses is stored.
In Compressed Pure PC mode the program counter value for each instruction executed is stored. See
Trigger Align Bit — This bit controls whether the trigger is aligned to the beginning or end of a tracing session.
0 Trigger at end of stored data
1 Trigger before storing data
Debug Trace Control Register (DBGTCR)
0
0
7
TRCMOD
00
01
10
11
TSOURCE
Table 8-5. SSF[2:0] — State Sequence Flag Bit Encoding
0
6
Figure 8-5. Debug Trace Control Register (DBGTCR)
101,110,111
Table 8-7. TRCMOD Trace Mode Bit Encoding
SSF[2:0]
MC9S12G Family Reference Manual,
000
001
010
011
100
Section 8.4.5.2, “Trace Modes
Table 8-6. DBGTCR Field Descriptions
5
0
0
0
0
4
Compressed Pure PC
Description
Description
Normal
Loop1
State0 (disarmed)
Detail
for detailed Trace Mode descriptions. In Normal Mode,
Current State
Final State
Reserved
0
State1
State2
State3
3
TRCMOD
Rev.1.01
2
0
Freescale Semiconductor
0
0
1
TALIGN
Table
0
0
8-7.

Related parts for MC9S12G