UPD70F3737GC-UEU-AX Renesas Electronics America, UPD70F3737GC-UEU-AX Datasheet - Page 474

no-image

UPD70F3737GC-UEU-AX

Manufacturer Part Number
UPD70F3737GC-UEU-AX
Description
MCU 32BIT V850ES/JX3-L 100-LQFP
Manufacturer
Renesas Electronics America
Series
V850ES/Jx3-Lr
Datasheet

Specifications of UPD70F3737GC-UEU-AX

Package / Case
*
Voltage - Supply (vcc/vdd)
2.2 V ~ 3.6 V
Operating Temperature
-40°C ~ 85°C
Speed
20MHz
Number Of I /o
84
Core Processor
RISC
Program Memory Type
FLASH
Ram Size
8K x 8
Program Memory Size
128KB (128K x 8)
Data Converters
A/D 12x10b, D/A 2x8b
Oscillator Type
Internal
Peripherals
DMA, LVD, PWM, WDT
Connectivity
CSI, EBI/EMI, I²C, UART/USART
Core Size
32-Bit
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
UPD70F3737GC-UEU-AX
Manufacturer:
Renesas Electronics America
Quantity:
10 000
474
(5) UARTAn status register (UAnSTR)
The UAnSTR register is an 8-bit register that displays the UARTAn transfer status and reception error contents.
This register can be read or written in 8-bit or 1-bit units, but the UAnTSF bit is a read-only bit, while the
UAnPE, UAnFE, and UAnOVE bits can both be read and written. However, these bits can only be cleared by
writing 0; they cannot be set by writing 1 (even if 1 is written to them, the value is retained).
The initialization conditions are shown below.
UAnSTR register
UAnTSF bit
UAnPE, UAnFE, UAnOVE bits
UAnSLS2
UAnRDL
This register can be set when the UAnPWR bit = 0 or when the UAnTXE bit = 0.
UAnTDL
• The output level of the TXDAn pin can be inverted using the UAnTDL bit.
• This register can be set when the UAnPWR bit = 0 or when the UAnTXE bit = 0.
• The input level of the RXDAn pin can be inverted using the UAnRDL bit.
• This register can be set when the UAnPWR bit = 0 or the UAnRXE bit = 0.
1
1
1
0
0
0
0
1
0
1
0
1
CHAPTER 15 ASYNCHRONOUS SERIAL INTERFACE A (UARTA)
UAnSLS1
Normal output of transfer data
Inverted output of transfer data
Normal input of transfer data
Inverted input of transfer data
Register/Bit
0
1
1
0
0
1
1
0
UAnSLS0
Preliminary User’s Manual U18953EJ1V0UD
1
0
1
0
1
0
1
0
13-bit output (reset value)
14-bit output
15-bit output
16-bit output
17-bit output
18-bit output
19-bit output
20-bit output
Transmit data level bit
Receive data level bit
• Reset
• UAnCTL0.UAnPWR = 0
• UAnCTL0.UAnTXE = 0
• 0 write
• UAnCTL0.UAnRXE = 0
SBF transmit length selection
Initialization Conditions
(2/2)

Related parts for UPD70F3737GC-UEU-AX