UPD70F3737GC-UEU-AX Renesas Electronics America, UPD70F3737GC-UEU-AX Datasheet - Page 728

• Manufacturer Part Number: UPD70F3737GC-UEU-AX
• Description: MCU 32BIT V850ES/JX3-L 100-LQFP
• Manufacturer: Renesas Electronics America
• Series: V850ES/Jx3-Lr

Specifications of UPD70F3737GC-UEU-AX

• Package / Case: *
• Voltage - Supply (vcc/vdd): 2.2 V ~ 3.6 V
• Operating Temperature: -40°C ~ 85°C
• Speed: 20MHz
• Number Of I /o: 84
• Core Processor: RISC
• Program Memory Type: FLASH
• Ram Size: 8K x 8
• Program Memory Size: 128KB (128K x 8)
• Data Converters: A/D 12x10b, D/A 2x8b
• Oscillator Type: Internal
• Peripherals: DMA, LVD, PWM, WDT
• Connectivity: CSI, EBI/EMI, I²C, UART/USART
• Core Size: 32-Bit
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Eeprom Size: -

22.3.4 Operation after reset release
the option byte. For details, see CHAPTER 27 OPTION BYTE). Is secured, and the CPU starts program execution.
source clock.
728
Internal oscillation
Internal oscillation
After the reset is released, the main clock starts oscillation and oscillation stabilization time (differs depending on
WDT2 immediately begins to operate after a reset has been released using the internal oscillation clock as a
(1) Emergent operation mode
V850ES/JG3-L
V850ES/JG3-L
Clock monitor
Clock monitor
If an anomaly occurs in the main clock before oscillation stabilization time is secured, the WDT2 overflows
before executing the CPU program. At this time, the CPU starts program execution by using the internal
oscillation clock as the source clock.
The CPU operation clock states can be checked with the CPU operation clock status register (CCLS).
Main clock
Main clock
WDT2
WDT2
clock
clock
Operation
Operation
Reset
Reset
stops
stops
Figure 22-5. Operation After Reset Release
Figure 22-6. Operation After Reset Release
Preliminary User’s Manual U18953EJ1V0UD
CHAPTER 22 RESET FUNCTIONS
Counting of oscillation stabilization time
Counting of oscillation stabilization time
Operation stops
Operation in progress
Operation in progress
Operation stops
WDT overflows
Normal operation (f
Emergency mode
(f
Operation in progress (re-count)
CPU
Operation in progress
= internal oscillation clock)
CPU
= Main clock)