EP4SE530H35C2N Altera, EP4SE530H35C2N Datasheet - Page 207

no-image

EP4SE530H35C2N

Manufacturer Part Number
EP4SE530H35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H35C2N

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
Quantity:
147
Part Number:
EP4SE530H35C2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H35C2NES
Manufacturer:
ALTERA
0
Chapter 6: I/O Features in Stratix IV Devices
OCT Calibration
February 2011 Altera Corporation
OCT Calibration Block Modes of Operation
1
For example,
voltage. If a group of I/O banks has the same V
calibration block to calibrate the group of I/O banks placed around the periphery.
Because 3B, 4C, 6C, and 7B have the same V
I/O banks (3B, 4C, 6C, and 7B) with the OCT calibration block (CB7) located in bank
7A. You can enable this by serially shifting out OCT R
OCT calibration block located in bank 7A to the I/O banks located around the
periphery.
I/O banks that do not contain calibration blocks share calibration blocks with I/O
banks that do contain calibration blocks.
Figure 6–23
chip packages. It is a graphical representation only. This figure does not show
transceiver banks and transceiver calibration blocks.
Figure 6–23. Example of Calibrating Multiple I/O Banks with One Shared OCT Calibration Block
Stratix IV devices support OCT R
occur in either power-up or user mode.
Power-Up Mode
In power-up mode, OCT calibration is automatically performed at power up.
Calibration codes are shifted to selected I/O buffers before transitioning to user
mode.
Bank 1A
Bank 1B
Bank 1C
Bank 2C
Bank 2B
Bank 2A
is a top view of the silicon die that corresponds to a reverse view for flip
Figure 6–23
Stratix IV
shows a group of I/O banks that has the same V
S
and OCT R
CCIO
Bank 6A
Bank 6B
Bank 6C
Bank 5C
Bank 5B
Bank 5A
T
CCIO
on all I/O banks. The calibration can
as bank 7A, you can calibrate all four
voltage, you can use one OCT
S
calibration codes from the
Stratix IV Device Handbook Volume 1
I/O bank with the same V
I/O bank with different V
CCIO
CCIO
CCIO
6–35

Related parts for EP4SE530H35C2N