EP4SE530H35C2N Altera, EP4SE530H35C2N Datasheet - Page 208

no-image

EP4SE530H35C2N

Manufacturer Part Number
EP4SE530H35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H35C2N

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
Quantity:
147
Part Number:
EP4SE530H35C2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H35C2NES
Manufacturer:
ALTERA
0
6–36
Stratix IV Device Handbook Volume 1
1
User Mode
In user mode, the OCTUSRCLK, ENAOCT, nCLRUSR, and ENASER[9..0] signals are used to
calibrate and serially transfer calibration codes from each OCT calibration block to
any I/O.
descriptions.
Table 6–12. OCT Calibration Block Ports for User Control
Figure 6–24
blocks are in calibration mode; when ENAOCT is 0, all OCT calibration blocks are in
serial data transfer mode. The OCTUSRCLK clock frequency must be 20 MHz or less.
You must generate all user signals on the rising edge of OCTUSRCLK.
Figure 6–24
Figure 6–24. Signals Used for User Mode Calibration
OCTUSRCLK
ENAOCT
ENASER[9..0]
S2PENA_<bank#>
nCLRUSR
Signal Name
Table 6–12
shows the flow of the user signal. When ENAOCT is 1, all OCT calibration
does not show transceiver banks and transceiver calibration blocks.
Bank 1A
Bank 1B
Bank 1C
Bank 2C
Bank 2B
Bank 2A
lists the user-controlled calibration block signal names and their
Clock for OCT block.
Enable OCT Termination (Generated by user IP).
When ENOCT = 0, each signal enables the OCT serializer for the
corresponding OCT calibration block.
When ENAOCT = 1, each signal enables OCT calibration for the
corresponding OCT calibration block.
Serial-to-parallel load enable per I/O bank.
Clear user.
CB1
CB0
CB9
CB2
S2PENA_1C
OCTUSRCLK,
ENASER[N]
CB8
CB3
Stratix IV
ENAOCT, nCLRUSR,
Core
S2PENA_4C
Description
S2PENA_6C
Chapter 6: I/O Features in Stratix IV Devices
CB4
CB7
CB6
CB5
February 2011 Altera Corporation
Bank 6A
Bank 6B
Bank 6C
Bank 5C
Bank 5B
Bank 5A
OCT Calibration

Related parts for EP4SE530H35C2N