EP4SE530H35C2N Altera, EP4SE530H35C2N Datasheet - Page 743
EP4SE530H35C2N
Manufacturer Part Number
EP4SE530H35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
STRATIX® IV Er
Datasheets
1.EP4SGX110DF29C3N.pdf
(80 pages)
2.EP4SGX110DF29C3N.pdf
(1154 pages)
3.EP4SGX110DF29C3N.pdf
(432 pages)
4.EP4SGX110DF29C3N.pdf
(22 pages)
5.EP4SGX110DF29C3N.pdf
(72 pages)
6.EP4SE230F29C3N.pdf
(12 pages)
Specifications of EP4SE530H35C2N
Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-
Available stocks
Company
Part Number
Manufacturer
Quantity
Price
Company:
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
Quantity:
147
- EP4SGX110DF29C3N PDF datasheet
- EP4SGX110DF29C3N PDF datasheet #2
- EP4SGX110DF29C3N PDF datasheet #3
- EP4SGX110DF29C3N PDF datasheet #4
- EP4SGX110DF29C3N PDF datasheet #5
- EP4SE230F29C3N PDF datasheet #6
- Current page: 743 of 1154
- Download datasheet (32Mb)
Chapter 2: Transceiver Clocking in Stratix IV Devices
FPGA Fabric-Transceiver Interface Clocking
Table 2–17. Receiver Phase Compensation FIFO Write Clocks
February 2011 Altera Corporation
Non-Bonded Channel
Configuration with rate
matcher
Non-Bonded Channel
Configuration without rate
matcher
×4-Bonded Channel
Configuration
×8-Bonded Channel
Configuration
Configuration
1
1
Table 2–17
software selects in various configurations.
To ensure that you understand the 0 PPM clock driver rule, the Quartus II software
expects the following user assignment whenever you use the rx_coreclk port to drive
the receiver phase compensation FIFO read clock:
■
Failing to make this assignment correctly when using the rx_coreclk port results in a
Quartus II compilation error.
The GXB 0 PPM core clock setting user assignment allows the following clock
drivers to drive the rx_coreclk ports:
■
■
■
■
■
■
The Quartus II software does not allow gated clocks or clocks generated in FPGA
logic to drive the tx_coreclk ports.
Because the 0 PPM clock group assignment allows the FPGA CLK input pins and
transceiver refclk pins as the clock driver, the Quartus II compiler cannot determine
if there is a 0 PPM difference between the FIFO write clock and read clock for each
channel.
GXB 0 PPM Core Clock Setting
tx_clkout in non-bonded channel configurations with rate matcher
tx_clkout and rx_clkout in non-bonded configurations without rate matcher
coreclkout in bonded channel configurations
FPGA CLK input pins
Transceiver refclk pins
Clock output from left and right and top and bottom PLLs (PLL_L, PLL_R, and
PLL_T, PLL_B)
Low-speed parallel clock from the local
clock divider in the associated channel
(tx_clkout)
Parallel recovered clock from the receiver
PMA in the associated channel
(rx_clkout)
Low-speed parallel clock from the CMU0
clock divider of the associated transceiver
block (coreclkout)
Low-speed parallel clock from the CMU0
clock divider of the master transceiver
block (coreclkout from the master
transceiver block)
lists the receiver phase compensation FIFO write clocks that the Quartus II
Without Byte Serializer
Receiver Phase Compensation FIFO Write Clock
Divide-by-two version of the low-speed
parallel clock from the local clock divider in
the associated channel (tx_clkout)
Divide-by-two version of the parallel
recovered clock from the receiver PMA in the
associated channel (rx_clkout)
Divide-by-two version of the low-speed
parallel clock from the CMU0 clock divider of
the associated transceiver block
(coreclkout)
Divide-by-two version of the low-speed
parallel clock from the CMU0 clock divider of
the master transceiver block (coreclkout
from the master transceiver block)
Stratix IV Device Handbook Volume 2: Transceivers
With Byte Serializer
2–71
Related parts for EP4SE530H35C2N
Image
Part Number
Description
Manufacturer
Datasheet
Request
R
Part Number:
Description:
CYCLONE II STARTER KIT EP2C20N
Manufacturer:
Altera
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 35 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 15 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 30 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 7ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Classic EPLD
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
High-performance, low-power erasable programmable logic devices with 8 macrocells, 10ns
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
Manufacturer:
Altera Corporation
Datasheet:
Part Number:
Description:
CPLD, EP610 Family, ECMOS Process, 300 Gates, 16 Macro Cells, 16 Reg., 16 User I/Os, 5V Supply, 25 Speed Grade, 24DIP
Manufacturer:
Altera Corporation
Datasheet: