EP4SE530H35C2N Altera, EP4SE530H35C2N Datasheet - Page 539

no-image

EP4SE530H35C2N

Manufacturer Part Number
EP4SE530H35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H35C2N

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
Quantity:
147
Part Number:
EP4SE530H35C2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H35C2NES
Manufacturer:
ALTERA
0
Chapter 1: Transceiver Architecture in Stratix IV Devices
Transceiver Block Architecture
February 2011 Altera Corporation
1
Table 1–33
Table 1–33. Single Width Functional Modes for the Byte Ordering Block
For more information about configurations that allow the byte ordering block in the
receiver datapath, refer to
The Quartus II software automatically configures the byte ordering pattern and byte
ordering PAD pattern for SONET/SDH OC-48 functional mode. For more
information, refer to
In Basic single-width mode, you can program a custom byte ordering pattern and
byte ordering PAD pattern in the ALTGX MegaWizard Plug-In Manager.
lists the byte ordering pattern length allowed in Basic single-width mode.
Table 1–34. Byte Ordering Pattern Length in Basic Single-Width Mode
SONET/SDH OC-48
Basic single-width mode with:
Basic single-width mode with:
Basic single-width mode with:
Basic single-width mode with:
Note to
(1) If a /Kx.y/ control code group is selected as the byte ordering pattern, the MSB of the 9-bit byte ordering pattern
16-bit FPGA fabric-transceiver interface
No 8B/10B decoder
Word aligner in manual alignment mode
16-bit FPGA fabric-transceiver interface
8B/10B decoder
Word aligner in automatic synchronization
state machine mode
Byte Ordering Block in Single-Width Modes
must be 1'b1. If a /Dx.y/ data code group is selected as the byte ordering pattern, the MSB of the 9-bit byte ordering
pattern must be 1'b0. The least significant 8 bits must be the 8B/10B decoded version of the code group used for
byte ordering.
Table
Functional Modes
lists the single-width byte ordering block functional modes.
1–34:
Functional Mode
“OC-48 Byte Ordering” on page
“Basic Single-Width Mode Configurations” on page
16-bit FPGA fabric-transceiver interface
No 8B/10B decoder (8-bit PMA-PCS interface)
Word aligner in manual alignment mode
16-bit FPGA fabric-transceiver interface
8B/10B decoder
Word aligner in automatic synchronization state machine
mode
Byte Ordering Pattern
9 bits
Length
Stratix IV Device Handbook Volume 2: Transceivers
8 bits
Descriptions
1–177.
(1)
Byte Ordering PAD
Pattern Length
8 bits
9 bits
Table 1–34
1–113.
1–95

Related parts for EP4SE530H35C2N