EP4SE530H35C2N Altera, EP4SE530H35C2N Datasheet - Page 845

• Manufacturer Part Number: EP4SE530H35C2N
• Description: IC STRATIX IV FPGA 530K 1152HBGA
• Manufacturer: Altera
• Series: STRATIX® IV Er

Specifications of EP4SE530H35C2N

• Number Of Logic Elements/cells: 531200
• Number Of Labs/clbs: 21248
• Total Ram Bits: 27376
• Number Of I /o: 744
• Voltage - Supply: 0.87 V ~ 0.93 V
• Mounting Type: Surface Mount
• Operating Temperature: 0°C ~ 85°C
• Package / Case: 1152-HBGA
• Lead Free Status / RoHS Status: Lead free / RoHS Compliant
• Number Of Gates: -

Chapter 4: Reset Control and Power Down in Stratix IV Devices
Simulation Requirements
Simulation Requirements
Reference Information
February 2011 Altera Corporation
The following are simulation requirements:
■
■
■
■
■
For more information about some useful reference terms used in this chapter, refer to
the links listed in
Table 4–9. Reference Information (Part 1 of 2)
Dynamic Reconfiguration Reset Sequences
The gxb_powerdown port is optional. In simulation, if the gxb_powerdown port is not
instantiated, you must assert the tx_digitalreset, rx_digitalreset, and
rx_analogreset signals appropriately for correct simulation behavior.
If the gxb_powerdown port is instantiated, and the other reset signals are not used,
you must assert the gxb_powerdown signal for at least one parallel clock cycle for
correct simulation behavior.
You can de-assert the rx_digitalreset signal immediately after the
rx_freqlocked signal goes high to reduce the simulation run time. It is not
necessary to wait for t
The busy signal is de-asserted after about 20 parallel reconfig_clk clock cycles in
order to reduce simulation run time. For silicon behavior in hardware, you can
follow the reset sequences described in the previous pages.
In PCIe mode simulation, you must assert the tx_forceelecidle signal for at least
one parallel clock cycle before transmitting normal data for correct simulation
behavior.
Non-Bonded channel configuration
Basic (PMA Direct) Drive xN Mode
Basic (PMA Direct) Drive x1 Mode
Bonded channel configuration
Terms Used in this Chapter
Automatic Lock Mode
rx_digitalreset
Manual Lock Mode
rx_analogreset
gxb_powerdown
pll_powerdown
rx_freqlocked
pll_locked
Table
busy
PCIe
LTD
LTR
4–9.
LTD_Auto
(as suggested in the actual reset sequence).
Stratix IV Device Handbook Volume 2: Transceivers
Useful Reference Points
page 4–31
page 4–25
page 4–36
page 4–10
page 4–15
page 4–22
page 4–8
page 4–6
page 4–3
page 4–3
page 4–6
page 4–6
page 4–3
page 4–3
page 4–2
page 4–2
page 4–3
4–39