EP4SE530H35C2N Altera, EP4SE530H35C2N Datasheet - Page 801

no-image

EP4SE530H35C2N

Manufacturer Part Number
EP4SE530H35C2N
Description
IC STRATIX IV FPGA 530K 1152HBGA
Manufacturer
Altera
Series
STRATIX® IV Er

Specifications of EP4SE530H35C2N

Number Of Logic Elements/cells
531200
Number Of Labs/clbs
21248
Total Ram Bits
27376
Number Of I /o
744
Voltage - Supply
0.87 V ~ 0.93 V
Mounting Type
Surface Mount
Operating Temperature
0°C ~ 85°C
Package / Case
1152-HBGA
Lead Free Status / RoHS Status
Lead free / RoHS Compliant
Number Of Gates
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
Quantity:
147
Part Number:
EP4SE530H35C2N
Manufacturer:
Altera
Quantity:
10 000
Part Number:
EP4SE530H35C2N
Manufacturer:
ALTERA
0
Part Number:
EP4SE530H35C2NES
Manufacturer:
ALTERA
0
Chapter 3: Configuring Multiple Protocols and Data Rates in Stratix IV Devices
Combining Transceiver Channels When You Enable the Adaptive Equalization (AEQ) Feature
Combining Transceiver Channels When You Enable the Adaptive
Equalization (AEQ) Feature
February 2011 Altera Corporation
f
Create three Instances for steps 1, 2, and 3 with the following parameters:
Instance 1
Table 3–20. Instance 1 for Example 13
Instance 2
Table 3–21. Instance 2 for Example 13
Instance 3
Table 3–22. Instance 3 for Example 13
For more information, refer to
Alternate CMU PLL Option” on page
To enable the AEQ feature in a transceiver channel, select the Enable Adaptive
Equalization option in the Reconfig screen of the ALTGX MegaWizard Plug-In
Manager. When you select this option, the aeq_fromgxb and aeq_togxb ports are
enabled.
For more information about initiating the AEQ feature, refer to the “Adaptive
Equalization (AEQ)” section in the
chapter.
Select the use additional CMU/ATX Transmitter PLLs from outside the
transceiver block option.
Number of additional PLLs: 3
Select the use additional CMU/ATX Transmitter PLLs from outside the
transceiver block option.
Number of additional PLLs: 0
Select the use additional CMU/ATX Transmitter PLLs from outside the
transceiver block option.
Number of additional PLLs: 0
Main PLL
Main PLL
Main PLL
PLL1
PLL2
PLL3
PLL
PLL
PLL
“Combination Requirements When You Enable the Use
(Table
(Table
(Table
Dynamic Reconfiguration in Stratix IV Devices
SONET OC48
SONET OC48
3–42.
Data Rate
Data Rate
Data Rate
FC 2G
3–20)
OTU1
3–21)
3–22)
GIGE
GIGE
Stratix IV Device Handbook Volume 2: Transceivers
PLL Logical Reference Index
PLL Logical Reference Index
PLL Logical Reference Index
0
1
2
3
3
2
3–47

Related parts for EP4SE530H35C2N