HD64F2676VFC33 Renesas Electronics America, HD64F2676VFC33 Datasheet - Page 396

IC H8S MCU FLASH 256K 144-QFP

HD64F2676VFC33

Manufacturer Part Number
HD64F2676VFC33
Description
IC H8S MCU FLASH 256K 144-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2676VFC33

Core Processor
H8S/2600
Core Size
16-Bit
Speed
33MHz
Connectivity
IrDA, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
103
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2676VFC33
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33
Quantity:
9 520
Part Number:
HD64F2676VFC33
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33V
Manufacturer:
ROHM
Quantity:
750 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
120
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 8 EXDMA Controller
Bit
6
5
4
Rev. 3.00 Mar 17, 2006 page 344 of 926
REJ09B0283-0300
Bit Name
IRF
TCEIE
SDIR
Initial Value
0
0
0
R/W
R/(W) *
R/W
R/W
Description
Interrupt Request Flag
Flag indicating that an interrupt request has
occurred and transfer has ended.
0: No interrupt request
[Clearing conditions]
1: Interrupt request occurrence
[Setting conditions]
Transfer Counter End Interrupt Enable
Enables or disables transfer end interrupt
requests by the transfer counter. When transfer
ends according to the transfer counter while this
bit is set to 1, the IRF bit is set to 1, indicating
that an interrupt request has occurred.
0: Transfer end interrupt requests by transfer
1: Transfer end interrupt requests by transfer
Single Address Direction
Specifies the data transfer direction in single
address mode. In dual address mode, the
specification by this bit is ignored.
0: Transfer direction: EDSAR
1: Transfer direction: External device with
counter are disabled
counter are enabled
with DACK
DACK
Writing 1 to the EDA bit
Writing 0 to IRF after reading IRF = 1
Transfer end interrupt request generated by
transfer counter
Source address repeat area overflow
interrupt request
Destination address repeat area overflow
interrupt request
EDDAR
external device

Related parts for HD64F2676VFC33