HD64F2676VFC33 Renesas Electronics America, HD64F2676VFC33 Datasheet - Page 462

IC H8S MCU FLASH 256K 144-QFP

HD64F2676VFC33

Manufacturer Part Number
HD64F2676VFC33
Description
IC H8S MCU FLASH 256K 144-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2676VFC33

Core Processor
H8S/2600
Core Size
16-Bit
Speed
33MHz
Connectivity
IrDA, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
103
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2676VFC33
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33
Quantity:
9 520
Part Number:
HD64F2676VFC33
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33V
Manufacturer:
ROHM
Quantity:
750 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
120
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 9 Data Transfer Controller (DTC)
Origin of
Activation
Source
TPU_4
TPU_5
TMR_0
TMR_1
DMAC
SCI_0
SCI_1
SCI_2
Note:
9.5
The DTC stores register information in the on-chip RAM. When activated, the DTC reads register
information that is already stored in the on-chip RAM and transfers data on the basis of that
register information. After the data transfer, it writes updated register information back to the on-
chip RAM. Pre-storage of register information in the on-chip RAM makes it possible to transfer
data over any required number of channels. There are three transfer modes: normal mode, repeat
mode, and block transfer mode. Setting the CHNE bit to 1 makes it possible to perform a number
of transfers with a single activation (chain transfer). A setting can also be made to have chain
transfer performed only when the transfer counter value is 0. This enables DTC re-setting to be
performed by the DTC itself.
Rev. 3.00 Mar 17, 2006 page 410 of 926
REJ09B0283-0300
* DTCE bits with no corresponding interrupt are reserved, and should be written with 0.
Operation
When clearing the software standby state or all-module-clocks-stop mode with an
interrupt, write 0 to the corresponding DTCE bit.
Activation
Source
TGI4A
TGI4B
TGI5A
TGI5B
CMIA0
CMIB0
CMIA1
CMIB1
DMTEND0A
DMTEND0B
DMTEND1A
DMTEND1B
RXI0
TXI0
RXI1
TXI1
RXI2
TXI2
Vector
Number
64
65
68
69
72
73
76
77
80
81
82
83
89
90
93
94
97
98
DTC
Vector Address
H'0480
H'0482
H'0488
H'048A
H'0490
H'0492
H'0498
H'049A
H'04A0
H'04A2
H'04A4
H'04A6
H'04B2
H'04B4
H'04BA
H'04BC
H'04C2
H'04C4
DTCEE7
DTCEE6
DTCEE3
DTCEE2
DTCEE1
DTCEE0
DTCEG7
DTCE *
DTCED1
DTCED0
DTCEF7
DTCEF6
DTCEF5
DTCEF4
DTCEF3
DTCEF2
DTCEF1
DTCEF0
DTCEG6
Priority
High
Low

Related parts for HD64F2676VFC33