HD64F2676VFC33 Renesas Electronics America, HD64F2676VFC33 Datasheet - Page 731

IC H8S MCU FLASH 256K 144-QFP

HD64F2676VFC33

Manufacturer Part Number
HD64F2676VFC33
Description
IC H8S MCU FLASH 256K 144-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2676VFC33

Core Processor
H8S/2600
Core Size
16-Bit
Speed
33MHz
Connectivity
IrDA, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
103
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2676VFC33
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33
Quantity:
9 520
Part Number:
HD64F2676VFC33
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33V
Manufacturer:
ROHM
Quantity:
750 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
120
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
15.3.9
BRR is an 8-bit register that adjusts the bit rate. As the SCI performs baud rate generator control
independently for each channel, different bit rates can be set for each channel. Table 15.2 shows
the relationships between the N setting in BRR and bit rate B for normal asynchronous mode,
clocked synchronous mode, and Smart Card interface mode. The initial value of BRR is H'FF, and
it can be read or written to by the CPU at all times.
Table 15.2 Relationships between N Setting in BRR and Bit Rate B
Note: B: Bit rate (bit/s)
CKS1
0
0
1
1
Mode
Asynchronous
Mode
Clocked
Synchronous
Mode
Smart Card
Interface Mode
N: BRR setting for baud rate generator (0
n and S: Determined by the SMR settings shown in the following tables.
: Operating frequency (MHz)
SMR Setting
Bit Rate Register (BRR)
CKS0
0
1
0
1
Bit Rate
B =
B =
B =
64
S
8
2
2
2
2n – 1
2n 1
2n – 1
n
0
1
2
3
10
10
10
(N + 1)
(N + 1)
6
(N + 1)
6
6
Section 15 Serial Communication Interface (SCI, IrDA)
Error
Error (%) =
Error (%) =
N
BCP1
0
0
1
1
255)
Rev. 3.00 Mar 17, 2006 page 679 of 926
{
{
B
B
SMR Setting
64
S
BCP0
0
1
0
1
2
2
2n 1
2n – 1
10
10
6
6
(N + 1)
(N + 1)
REJ09B0283-0300
S
32
64
372
256
– 1
– 1
}
}
100
100

Related parts for HD64F2676VFC33