HD64F2676VFC33 Renesas Electronics America, HD64F2676VFC33 Datasheet - Page 796

IC H8S MCU FLASH 256K 144-QFP

HD64F2676VFC33

Manufacturer Part Number
HD64F2676VFC33
Description
IC H8S MCU FLASH 256K 144-QFP
Manufacturer
Renesas Electronics America
Series
H8® H8S/2600r
Datasheets

Specifications of HD64F2676VFC33

Core Processor
H8S/2600
Core Size
16-Bit
Speed
33MHz
Connectivity
IrDA, SCI
Peripherals
DMA, POR, PWM, WDT
Number Of I /o
103
Program Memory Size
256KB (256K x 8)
Program Memory Type
FLASH
Ram Size
8K x 8
Voltage - Supply (vcc/vdd)
3 V ~ 3.6 V
Data Converters
A/D 12x10b; D/A 4x8b
Oscillator Type
Internal
Operating Temperature
-20°C ~ 75°C
Package / Case
144-QFP
Lead Free Status / RoHS Status
Contains lead / RoHS non-compliant
Eeprom Size
-

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
HD64F2676VFC33
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33
Quantity:
9 520
Part Number:
HD64F2676VFC33
Manufacturer:
Renesas Electronics America
Quantity:
10 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
5 530
Part Number:
HD64F2676VFC33V
Manufacturer:
ROHM
Quantity:
750 000
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS
Quantity:
120
Part Number:
HD64F2676VFC33V
Manufacturer:
RENESAS/瑞萨
Quantity:
20 000
Section 16 A/D Converter
16.3
The A/D converter has the following registers.
16.3.1
There are four 16-bit read-only ADDR registers, ADDRA to ADDRD (H8S/2678 Group) and
eight 16-bit read-only ADDR registers, ADDRA to ADDRH (H8S/2678R Group), used to store
the results of A/D conversion. The ADDR registers, which store a conversion result for each
channel, are shown in table 16.2.
The converted 10-bit data is stored to bits 15 to 6. The lower 6-bit data is always read as 0. ADDR
must not be accessed in 8-bit units and must be accessed in 16-bit units.
In the H8S/2678 Group, the data bus between the CPU and the A/D converter is 8-bit width. The
upper byte can be read directly from the CPU, but the lower byte should be read via a temporary
register. The temporary register contents are transferred from the ADDR when the upper byte data
is read. When reading the ADDR, read the only upper byte, or read in word unit.
In the H8S/2678R Group, the data bus between the CPU and the A/D converter is 16-bit width.
The data can be read directly from the CPU.
Rev. 3.00 Mar 17, 2006 page 744 of 926
REJ09B0283-0300
A/D data register A (ADDRA)
A/D data register B (ADDRB)
A/D data register C (ADDRC)
A/D data register D (ADDRD)
A/D data register E (ADDRE)
A/D data register F (ADDRF)
A/D data register G (ADDRG)
A/D data register H (ADDRH)
A/D control/status register (ADCSR)
A/D control register (ADCR)
Register Descriptions
A/D Data Registers A to H (ADDRA to ADDRH)

Related parts for HD64F2676VFC33