ez80f91 ZiLOG Semiconductor, ez80f91 Datasheet - Page 15

no-image

ez80f91

Manufacturer Part Number
ez80f91
Description
Ez80 Acclaimplus!? Connectivity Assp Ez80f91 Assp
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ez80f917050SBCG
Manufacturer:
Zilog
Quantity:
135
Part Number:
ez80f91AZ050EC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050SC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050SG
Manufacturer:
Zilog
Quantity:
158
Part Number:
ez80f91AZ050SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZA50EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91NA050SG
Manufacturer:
ZILOG
Quantity:
20 000
Company:
Part Number:
ez80f91NA050SG
Quantity:
160
PS027001-0707
Table 2. Pin Identification on the eZ80F91 Device (Continued)
LQFP
Pin No
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
BGA
Pin No Symbol
F1
F2
F3
F4
G1
G2
G3
F5
H1
H2
G4
H3
J1
G5
J2
H4
J3
K1
K2
L1
M1
M2
ADDR12
ADDR13
ADDR14
ADDR15
ADDR16
V
V
ADDR17
ADDR18
ADDR19
ADDR20
ADDR21
ADDR22
ADDR23
V
V
CS0
CS1
CS2
CS3
V
V
DD
SS
DD
SS
DD
SS
Function
Address Bus
Address Bus
Address Bus
Address Bus
Address Bus
Address Bus
Address Bus
Address Bus
Address Bus
Address Bus
Chip Select 0
Chip Select 1
Chip Select 2
Chip Select 3
Power Supply
Ground
Address Bus
Address Bus
Power Supply
Ground
Power Supply
Ground
Signal Direction Description
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Bidirectional
Output, Active
Low
Output, Active
Low
Output, Active
Low
Output, Active
Low
Configured as an output in normal
operation. The address bus selects
a location in memory or I/O space to
be read or written. Configured as an
input during bus acknowledge
cycles. Drives the Chip Select/Wait
State Generator block to generate
Chip Selects.
Power Supply.
Ground.
Configured as an output in normal
operation. The address bus selects
a location in memory or I/O space to
be read or written. Configured as an
input during bus acknowledge
cycles. Drives the Chip Select/Wait
State Generator block to generate
Chip Selects.
Power Supply.
Ground.
CS0 Low indicates that an access is
occurring in the defined CS0
memory or I/O address space.
CS1 Low indicates that an access is
occurring in the defined CS1
memory or I/O address space.
CS2 Low indicates that an access is
occurring in the defined CS2
memory or I/O address space.
CS3 Low indicates that an access is
occurring in the defined CS3
memory or I/O address space.
Power Supply.
Ground.
Product Specification
Architectural Overview
eZ80F91 ASSP
7

Related parts for ez80f91