ez80f91 ZiLOG Semiconductor, ez80f91 Datasheet - Page 244

• Manufacturer Part Number: ez80f91
• Description: Ez80 Acclaimplus!? Connectivity Assp Ez80f91 Assp
• Manufacturer: ZiLOG Semiconductor

PS027001-0707
ZDI-Supported Protocol
uploads data, with a maximum supported ZDI clock frequency of 0.4 times the eZ80F91
system clock frequency. Also, regardless of the ZDI clock frequency, the duration of the
low-phase of the ZDI clock (that is, ZCL = 0) must be at least 1.25 times the system clock
period.
For the description on how to enable the ZDI interface on the exit of RESET, see the
Activation
Table 132. Recommend ZDI Clock versus System Clock Frequency
ZDI supports a bidirectional serial protocol. The protocol defines any device that sends
data as the transmitter and any receiving device as the receiver. The device controlling the
transfer is the master and the device being controlled is the slave. The master always ini-
tiates the data transfers and provides the clock for both receive and transmit operations.
The ZDI block on the eZ80F91 device is considered a slave in all data transfers.
Figure 49
This connector allows you to connect directly to the ZPAK emulator using a six-pin
header.
System Clock Frequency
12–24 MHz
20–50 MHz
3–10 MHz
8–16 MHz
on page 237 illustrates the schematic for building a connector on a target board.
on page 262.
ZDI Clock Frequency
1 MHz
2 MHz
4 MHz
8 MHz
Product Specification
Zilog Debug Interface
eZ80F91 ASSP
OCI
236