ez80f91 ZiLOG Semiconductor, ez80f91 Datasheet - Page 64

• Manufacturer Part Number: ez80f91
• Description: Ez80 Acclaimplus!? Connectivity Assp Ez80f91 Assp
• Manufacturer: ZiLOG Semiconductor

Table 9. Port x Alternate Registers 0
(PA_ALT0 = 00A6h, PB_ALT0 = 00A7h, PC_ALT0 = 00CEh, PD_ALT0 = 00CFh)
Table 10. Port x Alternate Registers 1
(PA_ALT1 = 0098h, PB_ALT1 = 009Ch, PC_ALT1 = 00A0h, PD_ALT1 = 00A4h)
Table 11. Port x Alternate Registers 2
(PA_ALT2 = 0099h, PB_ALT2 = 009Dh, PC_ALT2 = 00A1h, PD_ALT2 = 00A5h)
PS027001-0707
Bit
Reset
CPU Access
Note: W = Write only
Bit
Reset
CPU Access
Note: R/W = Read/Write.
Bit
Reset
CPU Access
Note: R/W = Read/Write.
Port x Alternate Register 0
The Port x Alternate register 0 is used to clear edge triggered interrupts. If an edge
triggered interrupt occurs, writing 1 to the corresponding bit of this register will clear it.
Port x Alternate Register 1
In conjunction with the other GPIO Control registers, the Port x Alternate Register 1 (see
Table
mode selection, see
Port x Alternate Register 2
In conjunction with the other GPIO Control registers, the Port x Alternate Register 2 (see
Table
mode selection, see
10) controls the operating modes of the GPIO port pins. For more details on GPIO
11) controls the operating modes of the GPIO port pins. For more details on GPIO
R/W
R/W
W
7
0
7
0
7
0
R/W
R/W
W
6
0
6
0
6
0
Table 6
Table 6
R/W
R/W
W
5
0
5
0
5
0
on page 50.
on page 50.
R/W
R/W
W
4
0
4
0
4
0
R/W
R/W
W
3
0
3
0
3
0
R/W
R/W
W
2
0
2
0
2
0
R/W
R/W
W
1
0
1
0
1
0
General Purpose Input/Output
Product Specification
R/W
R/W
W
0
0
0
0
0
0
eZ80F91 ASSP
56