ez80f91 ZiLOG Semiconductor, ez80f91 Datasheet - Page 276

no-image

ez80f91

Manufacturer Part Number
ez80f91
Description
Ez80 Acclaimplus!? Connectivity Assp Ez80f91 Assp
Manufacturer
ZiLOG Semiconductor
Datasheet

Available stocks

Company
Part Number
Manufacturer
Quantity
Price
Part Number:
ez80f917050SBCG
Manufacturer:
Zilog
Quantity:
135
Part Number:
ez80f91AZ050EC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050SC
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZ050SG
Manufacturer:
Zilog
Quantity:
158
Part Number:
ez80f91AZ050SG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91AZA50EG
Manufacturer:
Zilog
Quantity:
10 000
Part Number:
ez80f91NA050SG
Manufacturer:
ZILOG
Quantity:
20 000
Company:
Part Number:
ez80f91NA050SG
Quantity:
160
Table 151. Pin to Boundary Scan Cell Mapping (Continued)
PS027001-0707
Pin
MII_Tx_ER
MII_Tx_CLK
MII_Tx_EN
MII_TxD0
MII_TxD1
Notes
1. The address bits 0–7, 8–15, and 16–23 each share a single output enable. In this table, the output enables are
2. Direction on the data bus is controlled by a single output enable. It is associated in this table with D[0].
3. MREQ,
associated with the least-significant bit that they control.
IORQ
Usage
Boundary scan functionality is utilized by issuing the appropriate Test Access Port (TAP)
instruction and shifting data accordingly. Both of these steps are accomplished using the
JTAG interface. To activate the TAP (see
be driven Low at least two CPU system clock cycles prior to the deassertion of the RESET
pin. Otherwise the OCI-JTAG features are disabled.
As per the IEEE 1149.1 specification, the boundary scan cells capture system I/O on the
rising edge of TCK during the CAPTURE_DR state. This captured data is shifted on the
rising edge of TCK while in the SHIFT_DR state. Pins and logic receive shifted data only
when enabled, and only on the falling edge of TCK during the UPDATE_DR state, after
shifting is completed.
For more information about eZ80F91 boundary scan support, refer to Using BSDL Files
with eZ80 and eZ80Acclaim! Devices (AN0114).
Boundary Scan Instructions
The eZ80F91 device’s boundary scan architecture supports the following instructions:
, INSTRDN, RD, and WR share an output enable; it is associated in this table with WR.
BYPASS (required)
SAMPLE (required)
EXTEST (required)
PRELOAD (required)
IDCODE (optional)
Direction
Output
Output
Output
Output
Input
Scan Cell No
102
103
104
105
106
Pin
PD1
PD0
PD0
PD0
OCI Activation
on page 262), the TCK pin must
Direction
Output
Product Specification
Input
OEN
OEN
On-Chip Instrumentation
eZ80F91 ASSP
Scan Cell No
209
210
212
211
268

Related parts for ez80f91