HD6475328-CP10 HITACHI [Hitachi Semiconductor], HD6475328-CP10 Datasheet - Page 134

• Manufacturer Part Number: HD6475328-CP10
• Description: original Hitachi CMOS microcomputer unit (MCU)
• Manufacturer: HITACHI [Hitachi Semiconductor]

Bit
Read/Write —
Bit
Read/Write —
Bit
Read/Write —
Bit 13—DI (Destination Increment): This bit specifies whether to increment to destination
address.
Bit 13
DI
0
1
Bits 12 to 0—Reserved Bits: These bits are reserved.
6.2.2 Data Transfer Source Address Register (DTSR)
The data transfer source register is a 16-bit register that designates the data transfer source
address. For word transfer this must be an even address. In the maximum mode, this address is
implicitly located in page 0.
6.2.3 Data Transfer Destination Register (DTDR)
The data transfer destination register is a 16-bit register that designates the data transfer
destination address. For word transfer this must be an even address. In the maximum mode, this
address is implicitly located in page 0.
6.2.4 Data Transfer Count Register (DTCR)
Description
Destination address is not incremented.
1) If Sz = 0: Destination address is incremented by +1 after each data transfer.
2) If Sz = 1: Destination address is incremented by +2 after each data transfer.
15
15
15
14
14
14
—
—
—
13
13
13
—
—
—
12
12
12
—
—
—
11
11
11
—
—
—
10
10
10
—
—
—
—
—
—
9
9
9
116
—
—
—
8
8
8
—
—
—
7
7
7
—
—
—
6
6
6
—
—
—
5
5
5
—
—
—
4
4
4
—
—
—
3
3
3
—
—
—
2
2
2
—
—
—
1
1
1
—
—
—
0
0
0