CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
Page 111
112
Page 112
113
Page 113
114
Page 114
115
Page 115
116
Page 116
117
Page 117
118
Page 118
119
Page 119
120
Page 120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 120/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
When clear, the remote station is not requested to stop transmission. RxFloff remains
set until the host issues an STCR command to send an Xon.
Bit 5
RFram – Receive frame status
When set, a frame is being received.
When clear, no frame is being received.
Bit 4
RIdle – Receiver idle status
When set, the receiver input is idle.
When clear, the receiver input is not idle.
Notice that RFram and RIdle are mutually exclusive.
Bit 3
TxEn – Transmitter enabled status
When set, the transmitter is enabled.
When clear, the transmitter is disabled.
Bit 2
TxFloff– Transmit flow off status
This bit has no meaning unless TxIBE in COR2 is set.
When set, an Xoff has been received, and the transmitter has stopped sending data.
When clear, the transmitter is able to transmit if there are characters to send.
Bit 1
TFram – Transmit frame status
When set, a frame is being transmitted.
When clear, no frame is being transmitted.
Bit 0
TIdle – Transmitter idle status
When set, the transmitter output is idle.
When clear, the transmitter output is not idle.
Note that TFram and TIdle are mutually exclusive.
8.4.3.4
SLIP/MNP 4 Mode
SLIP, MNP4, and Automatic In-Band Flow Control modes are only available on Revision B and
later devices.
Register Name: CSR
Register Description: Channel Status
Default Value: x’00
Access: Byte Read/Write
Bit 7
Bit 6
Bit 5
RxEn
0
RFram
Bit 7
RxEn – Receiver enabled status
When set, the receiver is enabled.
When clear, the receiver is disabled.
Bit 6
Reserved – must be ‘0’.
Bit 5
RFram – Receive frame status
When set, a frame is being received.
When clear, no frame is being received.
Bit 4
RIdle – Receiver idle status
When set, the receiver input is idle.
When clear, the receiver input is not idle.
Note that RFram and RIdle are mutually exclusive.
120
Bit 4
Bit 3
Bit 2
Ridle
TxEn
0
Intel Hex Address: x’19
Motorola Hex Address: x’1A
Bit 1
Bit 0
TFram
Tidle
Datasheet