CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 58/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
The receive bit rate generator can also be programmed to act as a DPLL . In that mode, the clock
select and divisor are programmed to be as near as possible to the nominal receive bit rate. Clock
phase adjustments are made by the DPLL logic to lock to the incoming datastream. The receive bit
clock is an optional input to the transmitter. This makes it possible to use the DPLL-derived clock
to synchronize the transmit datastream.
Section 5.2
includes examples for programming standard bit rates. The value to be loaded to set a
given bit rate is determined with:
The above equation, in general, yields a non-integer result. The nearest integer value, along with
the clock source, is the optimum choice for that bit rate. The value loaded in the Period register
must be that integer expressed as an 8-bit binary value. The bit-rate error is the difference between
the integer value and the ideal value, expressed as a percentage.
Example 1
This example illustrates programming the bit rate generator at 19.2 kbits/second using the internal
clock, at a system clock frequency of 33 MHz.
Divisor loaded into R(T)BPR = 214 or d6h
Value loaded into R(T)COR = 00h, to select Clk 0
Example 2
This example illustrates programming the bit rate generator at 56,000 bps using external clock, at a
system clock frequency of 33 MHz.
The user provides a 1.25-MHz clock on the RXCIN or TXCIN pin.
Divisor loaded into R(T)BPR = 21 or 15h
Value loaded into RCOR = 06h, to select External Clock mode
Value loaded into TCOR = C0h, to select External Clock mode
58
Bit rate divisor
=
Frequency of chosen clock source
------------------------------------------------------------------------------------------
Desired bit rate
1
Datasheet