CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 140/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
Bit 3
Byte DMA
0 = The CD2231 attempts to perform 16-bit data transfers whenever possible, and 8-
bit data transfers only when necessary (when only one byte is available or there are
odd address boundaries).
1 = The CD2231 always performs 8-bit DMA transfers, the position of the data on
the bus still follows the normal rules relating to the BYTESWAP pin.
Bits 2:0
Reserved – must be ‘0’.
8.6.2
Bus Error Retry Count (BERCNT)
Register Name: BERCNT
Register Description: Bus Error Retry Count
Default Value: x’00
Access: Byte Read/Write
Bit 7
Bit 6
Bit 5
When this register is programmed to zero, any bus error causes a receive/transmit interrupt to be
generated and DMA operations suspended to the buffer in error, until the interrupt is processed by
the host CPU.
When this register contains a non-zero value and when a bus error occurs, the CD2231 retries the
same DMA operation and decrements the register value by one. When the value reaches zero, the
next bus error causes an interrupt, at that time a new count can be loaded by the host CPU.
8.6.3
DMA Buffer Status (DMABSTS)
Register Name: DMABSTS
Register Description: DMA Buffer Status
Default Value: x’00
Access: Byte Read only
Bit 7
Bit 6
Bit 5
TDAlign
RstApd
CrtBuf
When CD2231 requires an external buffer for DMA transfer, it checks Ntbuf/Nrbuf bits to decide
which buffer to use. Once the CD2231 starts using the buffer, it toggles Ntbuf/Nrbuf bits, and sets
Tbusy/Rbusy bits. Ntbuf and Nrbuf bits are set to Buffer A at system initialization.
Bit 7
This status bit is used internally to manage data alignment in the transmit FIFO.
Bit 6
Reset Append mode is set after the terminate append buffer command in STCR has
been recognized, and is cleared after the remaining data has been flushed from the
buffer.
Bit 5
Current transmit buffer is used internally to mark the actual buffer in use.
Bit 4
Append (only Buffer A can be used as an append buffer)
Transmit append buffer usage indicator
140
Bit 4
Bit 3
Bit 2
Binary value
Bit 4
Bit 3
Bit 2
Append
Ntbuf
Tbusy
Intel Hex Address: x’8D
Motorola Hex Address: x’8E
Bit 1
Bit 0
Intel Hex Address: x’1A
Motorola Hex Address: x’19
Bit 1
Bit 0
Nrbuf
Rbusy
Datasheet