CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
Page 131
132
Page 132
133
Page 133
134
Page 134
135
Page 135
136
Page 136
137
Page 137
138
Page 138
139
Page 139
140
Page 140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 136/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
8.5.3.5
Transmit Data Register (TDR)
Register Name: TDR
Register Description: Transmit Data
Default Value: x’00
Access: Byte Write Only
Bit 7
Bit 6
Bit 5
D7
D6
D5
This register accesses the transmit data FIFO of a channel, interrupting for transmit data transfer.
This register address is used for all channels to transfer transmit FIFO data to the host, if
programmed in Interrupt Transfer mode. Data must be written as bytes, and follows the rules listed
in
Section 7.4
for positioning valid data on the bus. If the BYTESWAP pin is high, data must be
valid on A/D[0–7]; if BYTESWAP is low, data must be valid on A/D[8–15] because the TDR is on
an even address.
8.5.3.6
Transmit End of Interrupt Register (TEOIR)
Register Name: TEOIR
Register Description: Transmit End of Interrupt
Default Value: x’00
Access: Byte Write only
Bit 7
Bit 6
Bit 5
TermBuff
EOF
SetTm2
The Transmit End of Interrupt register must be written to by the corresponding host interrupt
service routine to signal to the CD2231 that the current interrupt service is concluded. This must be
the last access to the CD2231 during an interrupt service routine. Writing to this register generates
an internal end of interrupt signal which pops the CD2231 interrupt context stack.
Depending on the circumstances of an individual interrupt service, the host can be required to pass
a parameter to the CD2231 through these registers.
Bit 7
1 = Terminate buffer in DMA mode forces the current buffer to be discarded.
Note: If current interrupt is a transmit end-of-buffer interrupt, setting this bit at the end of the service
routine causes the next buffer to be terminated also.
Bit 6
End of frame in Synchronous modes using interrupt-driven data transfer
0 = this data transfer does not complete the frame/block.
1 = this data transfer does complete the frame/block.
Bit 5
Set General Timer 2 in Synchronous modes
0 = do not set General Timer 2.
1 = load the value, provided in TISR, to General Timer 2.
Bit 4
Set General Timer 1 in Synchronous modes
0 = do not set General Timer 1.
1 = load the value, provided in TISR, to the high byte of General Timer 1.
136
Bit 4
Bit 3
Bit 2
D4
D3
D2
Bit 4
Bit 3
Bit 2
SetTm1
Notrans
0
Intel Hex Address: x’F8
Motorola Hex Address: x’F8
Bit 1
Bit 0
D1
D0
Intel Hex Address: x’86
Motorola Hex Address: x’85
Bit 1
Bit 0
0
0
Datasheet