CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
Page 51
52
Page 52
53
Page 53
54
Page 54
55
Page 55
56
Page 56
57
Page 57
58
Page 58
59
Page 59
60
Page 60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 52/178

Download datasheet (3Mb)Embed
PrevNext
CD2231 — Intelligent Two-Channel LAN and WAN Communications Controller
14. In this example, the third link does not fill the buffer. Thus, when the end-of-frame delimiter is
detected by the CD2231, the value of 40 (for 40 received bytes) is written into the received
byte count — BRBCNT.
15. Next, the CD2231 sets the EOB and EOF bits to show that the buffer is complete, and that this
is the last link in the chain.
16. The CD2231 optionally interrupts the host with EOF and EOB set in the RISR to indicate that
the received frame is complete, and this was the last link in the chain.
5.4.8
Transmit DMA Transfer
The CD2231 contains two DMA descriptors that can be loaded by the CPU to specify transmit
buffers. These descriptors are designated A and B, and each consists of a 32-bit address
(ATBADR/BTBADR), a 16-bit count (ATBCNT/BTBCNT), and an 8-bit status (ATBSTS/
BTBSTS).
The Status register contains an Ownership Status bit — 2231own. When this bit is set the CD2231
owns the descriptor, and it should not be written to by the CPU. When this bit is clear, the
descriptor is owned by the CPU.
When DMA is selected and the channel is enabled, the CD2231 waits for ownership of Buffer A.
When ownership of A is given by setting the 2231own bit, the buffer is transmitted, and the
Ownership bit is cleared. The CD2231 waits for ownership of Buffer B; this process continues,
toggling between the two buffer descriptors.
The DMABSTS register contains a status bit (NtBuf) that informs the CPU of the next buffer to
transmit and to ensure that the CPU and CD2231 stay in synchronization. This procedure ensures
that a pipeline of data is available for the CD2231 to send, maximizing the bandwidth utilization
and minimizing the possibility of underruns.
5.4.8.1
Interrupts for Transmit DMA Buffers
Two types of transmit interrupts are available in DMA mode; they are enabled by the IER and
controlled by the TxD and TxMpty bits.
When the TxMpty interrupt is enabled, interrupts are generated when there is no transmit data
available to send. For example, the TxMpty interrupt can be used by the CPU to determine when
line turn-around can occur on half-duplex lines.
Normally, the TxDat interrupt is used to indicate the end of each transmit buffer. The interrupt is
scheduled internally when the last data is read from the transmit buffer into the FIFO.
Because only one interrupt is generated for each buffer, the TxD bit (IER[0]) register can be left
permanently enabled. If interrupts are required selectively for individual buffers, the INTR bit in
the ATBSTS/BTBSTS registers can be used to selectively enable interrupts.
5.4.8.2
Chained Buffers
In Synchronous modes, when the frame size exceeds the maximum buffer size, a frame can be
transmitted from a number of separate buffers. This is achieved simply by not setting the EOF bit
in the ATBSTS/BTBSTS (Transmit Buffer Status register) until the last buffer of the frame. The
CD2231 transmits the buffers as one frame; it appends the CRC only when all the data is
transmitted from the buffer with the EOF flag set.
52
Figure 9
illustrates this procedure.
Datasheet