CD2231

Manufacturer Part NumberCD2231
DescriptionCD2231 Intelligent Two-channel Lan And Wan Communications Controller
ManufacturerIntel Corporation
CD2231 datasheet
 


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
Page 41
42
Page 42
43
Page 43
44
Page 44
45
Page 45
46
Page 46
47
Page 47
48
Page 48
49
Page 49
50
Page 50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
Page 43/178

Download datasheet (3Mb)Embed
PrevNext
Intelligent Two-Channel LAN and WAN Communications Controller — CD2231
The CD2231 can perform DMA operations in any of the supported line protocols. A special
Append mode feature can reduce host CPU overhead for asynchronous datastreams. DMA
operations are channel- and direction-specific. In each channel, either the transmitter and the
receiver, or both, can be independently programmed for DMA mode by the CMR (Channel Mode
register).
When the CD2231 acquires the bus for a DMA transfer, only data for one channel and in one
direction is transferred; then, bus ownership is relinquished. A maximum of 16 bytes — the depth
of the transmit and receive FIFOs — are transferred during any ownership cycle.
Whenever possible, DMA cycles are 16 bits wide, and buffers have the proper byte alignment.
Unaligned buffers are sent using only 8-bit-wide transfers. If the buffer begins on an even address
and contains an odd number of bytes, the CD2231 uses 16-bit transfers for all the words in the
buffer except the last transfer, which is 8 bits.
If one buffer in a chain ends on an odd address, the next buffer in the chain should also start on an
odd address to maintain proper alignment for most efficient bus usage. In this case, only the last
transfer of the first buffer and the first transfer of the next buffer is 8 bits wide; all others are 16
bits.
The CD2231 can be forced to perform only byte-wide DMA operations by setting the byteDMA
(DMR[3]) bit in the DMR (DMA Mode register).
5.4.1
Bus Acquisition Cycle
1. CD2231 asserts BR* and waits for BGIN*.
2. When BGIN* is detected, the CD2231 can access the bus after the current bus owner
relinquishes control of the bus.
3. If BGACK* is high when BGIN* goes low, then the bus is free to access. Go to step 5.
4. If BGACK* is low when BGIN* goes low, then the bus is in use. The CD2231 waits for
BGACK* to go high.
5. Once the CD2231 senses that BGACK* is high, the CD2231 waits for the current bus cycle to
terminate (DS* and DTACK* high) and then assert BGACK* by driving it low. At that time,
the CD2231 owns the bus. After driving BGACK* low, the CD2231 drives BR* high.
In
Figure
5, the CD2231 was required to wait to access the bus.
5.4.2
DMA Data Transfer
After the CD2231 acquires the bus, it pulses ADLD* once. This loads the upper 24 address bits to
the external 24-bit latch. This happens only once per DMA grant cycle. The AD[0–15] bits are
remapped to memory address (MA) bits MA[16–31] and A[0–7] are mapped to MA[8–15]. If
during DMA the upper 24 bits need to change, the CD2231 relinquishes the bus and then re-
acquires the bus.
During each DMA read and write cycle, the least-significant eight memory address bits, MA[0–7],
come from A[0–7].
In
Figure
6, one DMA access is shown after the bus is acquired.
Datasheet
43